blob: b0975a5ad8c4ad195e2200f2e45c1a10bcf689b8 [file] [log] [blame]
Jeff Garzik669a5db2006-08-29 18:12:40 -04001/*
2 * pata_amd.c - AMD PATA for new ATA layer
3 * (C) 2005-2006 Red Hat Inc
Jeff Garzik669a5db2006-08-29 18:12:40 -04004 *
5 * Based on pata-sil680. Errata information is taken from data sheets
6 * and the amd74xx.c driver by Vojtech Pavlik. Nvidia SATA devices are
7 * claimed by sata-nv.c.
8 *
9 * TODO:
10 * Variable system clock when/if it makes sense
11 * Power management on ports
12 *
13 *
Lucas De Marchi25985ed2011-03-30 22:57:33 -030014 * Documentation publicly available.
Jeff Garzik669a5db2006-08-29 18:12:40 -040015 */
16
17#include <linux/kernel.h>
18#include <linux/module.h>
19#include <linux/pci.h>
20#include <linux/init.h>
21#include <linux/blkdev.h>
22#include <linux/delay.h>
23#include <scsi/scsi_host.h>
24#include <linux/libata.h>
25
26#define DRV_NAME "pata_amd"
Alan Coxc48052c2009-02-11 13:08:41 -080027#define DRV_VERSION "0.4.1"
Jeff Garzik669a5db2006-08-29 18:12:40 -040028
29/**
30 * timing_setup - shared timing computation and load
31 * @ap: ATA port being set up
32 * @adev: drive being configured
33 * @offset: port offset
34 * @speed: target speed
35 * @clock: clock multiplier (number of times 33MHz for this part)
36 *
37 * Perform the actual timing set up for Nvidia or AMD PATA devices.
38 * The actual devices vary so they all call into this helper function
39 * providing the clock multipler and offset (because AMD and Nvidia put
40 * the ports at different locations).
41 */
42
43static void timing_setup(struct ata_port *ap, struct ata_device *adev, int offset, int speed, int clock)
44{
45 static const unsigned char amd_cyc2udma[] = {
46 6, 6, 5, 4, 0, 1, 1, 2, 2, 3, 3, 3, 3, 3, 3, 7
47 };
48
49 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
50 struct ata_device *peer = ata_dev_pair(adev);
51 int dn = ap->port_no * 2 + adev->devno;
52 struct ata_timing at, apeer;
53 int T, UT;
54 const int amd_clock = 33333; /* KHz. */
55 u8 t;
56
57 T = 1000000000 / amd_clock;
Harvey Harrisond9c74fb2008-03-28 14:33:56 -070058 UT = T;
59 if (clock >= 2)
60 UT = T / 2;
Jeff Garzik669a5db2006-08-29 18:12:40 -040061
62 if (ata_timing_compute(adev, speed, &at, T, UT) < 0) {
63 dev_printk(KERN_ERR, &pdev->dev, "unknown mode %d.\n", speed);
64 return;
65 }
66
67 if (peer) {
68 /* This may be over conservative */
69 if (peer->dma_mode) {
70 ata_timing_compute(peer, peer->dma_mode, &apeer, T, UT);
71 ata_timing_merge(&apeer, &at, &at, ATA_TIMING_8BIT);
72 }
73 ata_timing_compute(peer, peer->pio_mode, &apeer, T, UT);
74 ata_timing_merge(&apeer, &at, &at, ATA_TIMING_8BIT);
75 }
76
77 if (speed == XFER_UDMA_5 && amd_clock <= 33333) at.udma = 1;
78 if (speed == XFER_UDMA_6 && amd_clock <= 33333) at.udma = 15;
79
80 /*
81 * Now do the setup work
82 */
83
84 /* Configure the address set up timing */
85 pci_read_config_byte(pdev, offset + 0x0C, &t);
Harvey Harrison07633b52008-05-14 16:17:00 -070086 t = (t & ~(3 << ((3 - dn) << 1))) | ((clamp_val(at.setup, 1, 4) - 1) << ((3 - dn) << 1));
Jeff Garzik669a5db2006-08-29 18:12:40 -040087 pci_write_config_byte(pdev, offset + 0x0C , t);
88
89 /* Configure the 8bit I/O timing */
90 pci_write_config_byte(pdev, offset + 0x0E + (1 - (dn >> 1)),
Harvey Harrison07633b52008-05-14 16:17:00 -070091 ((clamp_val(at.act8b, 1, 16) - 1) << 4) | (clamp_val(at.rec8b, 1, 16) - 1));
Jeff Garzik669a5db2006-08-29 18:12:40 -040092
93 /* Drive timing */
94 pci_write_config_byte(pdev, offset + 0x08 + (3 - dn),
Harvey Harrison07633b52008-05-14 16:17:00 -070095 ((clamp_val(at.active, 1, 16) - 1) << 4) | (clamp_val(at.recover, 1, 16) - 1));
Jeff Garzik669a5db2006-08-29 18:12:40 -040096
97 switch (clock) {
98 case 1:
Harvey Harrison07633b52008-05-14 16:17:00 -070099 t = at.udma ? (0xc0 | (clamp_val(at.udma, 2, 5) - 2)) : 0x03;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400100 break;
101
102 case 2:
Harvey Harrison07633b52008-05-14 16:17:00 -0700103 t = at.udma ? (0xc0 | amd_cyc2udma[clamp_val(at.udma, 2, 10)]) : 0x03;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400104 break;
105
106 case 3:
Harvey Harrison07633b52008-05-14 16:17:00 -0700107 t = at.udma ? (0xc0 | amd_cyc2udma[clamp_val(at.udma, 1, 10)]) : 0x03;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400108 break;
109
110 case 4:
Harvey Harrison07633b52008-05-14 16:17:00 -0700111 t = at.udma ? (0xc0 | amd_cyc2udma[clamp_val(at.udma, 1, 15)]) : 0x03;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400112 break;
113
114 default:
115 return;
116 }
117
118 /* UDMA timing */
Bartlomiej Zolnierkiewicz943547a2007-12-02 03:47:01 +0100119 if (at.udma)
120 pci_write_config_byte(pdev, offset + 0x10 + (3 - dn), t);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400121}
122
123/**
Tejun Heocc0680a2007-08-06 18:36:23 +0900124 * amd_pre_reset - perform reset handling
125 * @link: ATA link
Tejun Heod4b2bab2007-02-02 16:50:52 +0900126 * @deadline: deadline jiffies for the operation
Jeff Garzik669a5db2006-08-29 18:12:40 -0400127 *
Alan Coxeb4a2c72007-04-11 00:04:20 +0100128 * Reset sequence checking enable bits to see which ports are
129 * active.
Jeff Garzik669a5db2006-08-29 18:12:40 -0400130 */
131
Tejun Heocc0680a2007-08-06 18:36:23 +0900132static int amd_pre_reset(struct ata_link *link, unsigned long deadline)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400133{
Jeff Garzik669a5db2006-08-29 18:12:40 -0400134 static const struct pci_bits amd_enable_bits[] = {
135 { 0x40, 1, 0x02, 0x02 },
136 { 0x40, 1, 0x01, 0x01 }
137 };
138
Tejun Heocc0680a2007-08-06 18:36:23 +0900139 struct ata_port *ap = link->ap;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400140 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Jeff Garzik85cd7252006-08-31 00:03:49 -0400141
Alan Coxc9619222006-09-26 17:53:38 +0100142 if (!pci_test_config_bits(pdev, &amd_enable_bits[ap->port_no]))
143 return -ENOENT;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400144
Tejun Heo9363c382008-04-07 22:47:16 +0900145 return ata_sff_prereset(link, deadline);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400146}
147
Alan Coxc48052c2009-02-11 13:08:41 -0800148/**
149 * amd_cable_detect - report cable type
150 * @ap: port
151 *
152 * AMD controller/BIOS setups record the cable type in word 0x42
153 */
154
Alan Coxeb4a2c72007-04-11 00:04:20 +0100155static int amd_cable_detect(struct ata_port *ap)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400156{
Alan Coxeb4a2c72007-04-11 00:04:20 +0100157 static const u32 bitmask[2] = {0x03, 0x0C};
Jeff Garzik669a5db2006-08-29 18:12:40 -0400158 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Alan Coxeb4a2c72007-04-11 00:04:20 +0100159 u8 ata66;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400160
Alan Coxeb4a2c72007-04-11 00:04:20 +0100161 pci_read_config_byte(pdev, 0x42, &ata66);
162 if (ata66 & bitmask[ap->port_no])
163 return ATA_CBL_PATA80;
164 return ATA_CBL_PATA40;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400165}
166
167/**
Alan Coxc48052c2009-02-11 13:08:41 -0800168 * amd_fifo_setup - set the PIO FIFO for ATA/ATAPI
169 * @ap: ATA interface
170 * @adev: ATA device
171 *
172 * Set the PCI fifo for this device according to the devices present
173 * on the bus at this point in time. We need to turn the post write buffer
174 * off for ATAPI devices as we may need to issue a word sized write to the
175 * device as the final I/O
176 */
177
178static void amd_fifo_setup(struct ata_port *ap)
179{
180 struct ata_device *adev;
181 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
182 static const u8 fifobit[2] = { 0xC0, 0x30};
183 u8 fifo = fifobit[ap->port_no];
184 u8 r;
185
186
187 ata_for_each_dev(adev, &ap->link, ENABLED) {
188 if (adev->class == ATA_DEV_ATAPI)
189 fifo = 0;
190 }
191 if (pdev->device == PCI_DEVICE_ID_AMD_VIPER_7411) /* FIFO is broken */
192 fifo = 0;
193
194 /* On the later chips the read prefetch bits become no-op bits */
195 pci_read_config_byte(pdev, 0x41, &r);
196 r &= ~fifobit[ap->port_no];
197 r |= fifo;
198 pci_write_config_byte(pdev, 0x41, r);
199}
200
201/**
Jeff Garzik669a5db2006-08-29 18:12:40 -0400202 * amd33_set_piomode - set initial PIO mode data
203 * @ap: ATA interface
204 * @adev: ATA device
205 *
206 * Program the AMD registers for PIO mode.
207 */
208
209static void amd33_set_piomode(struct ata_port *ap, struct ata_device *adev)
210{
Alan Coxc48052c2009-02-11 13:08:41 -0800211 amd_fifo_setup(ap);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400212 timing_setup(ap, adev, 0x40, adev->pio_mode, 1);
213}
214
215static void amd66_set_piomode(struct ata_port *ap, struct ata_device *adev)
216{
Alan Coxc48052c2009-02-11 13:08:41 -0800217 amd_fifo_setup(ap);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400218 timing_setup(ap, adev, 0x40, adev->pio_mode, 2);
219}
220
221static void amd100_set_piomode(struct ata_port *ap, struct ata_device *adev)
222{
Alan Coxc48052c2009-02-11 13:08:41 -0800223 amd_fifo_setup(ap);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400224 timing_setup(ap, adev, 0x40, adev->pio_mode, 3);
225}
226
227static void amd133_set_piomode(struct ata_port *ap, struct ata_device *adev)
228{
Alan Coxc48052c2009-02-11 13:08:41 -0800229 amd_fifo_setup(ap);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400230 timing_setup(ap, adev, 0x40, adev->pio_mode, 4);
231}
232
233/**
234 * amd33_set_dmamode - set initial DMA mode data
235 * @ap: ATA interface
236 * @adev: ATA device
237 *
238 * Program the MWDMA/UDMA modes for the AMD and Nvidia
239 * chipset.
240 */
241
242static void amd33_set_dmamode(struct ata_port *ap, struct ata_device *adev)
243{
244 timing_setup(ap, adev, 0x40, adev->dma_mode, 1);
245}
246
247static void amd66_set_dmamode(struct ata_port *ap, struct ata_device *adev)
248{
249 timing_setup(ap, adev, 0x40, adev->dma_mode, 2);
250}
251
252static void amd100_set_dmamode(struct ata_port *ap, struct ata_device *adev)
253{
254 timing_setup(ap, adev, 0x40, adev->dma_mode, 3);
255}
256
257static void amd133_set_dmamode(struct ata_port *ap, struct ata_device *adev)
258{
259 timing_setup(ap, adev, 0x40, adev->dma_mode, 4);
260}
261
Tejun Heoce54d162007-12-18 16:33:07 +0900262/* Both host-side and drive-side detection results are worthless on NV
263 * PATAs. Ignore them and just follow what BIOS configured. Both the
264 * current configuration in PCI config reg and ACPI GTM result are
265 * cached during driver attach and are consulted to select transfer
266 * mode.
267 */
268static unsigned long nv_mode_filter(struct ata_device *dev,
269 unsigned long xfer_mask)
270{
271 static const unsigned int udma_mask_map[] =
272 { ATA_UDMA2, ATA_UDMA1, ATA_UDMA0, 0,
273 ATA_UDMA3, ATA_UDMA4, ATA_UDMA5, ATA_UDMA6 };
274 struct ata_port *ap = dev->link->ap;
275 char acpi_str[32] = "";
276 u32 saved_udma, udma;
277 const struct ata_acpi_gtm *gtm;
278 unsigned long bios_limit = 0, acpi_limit = 0, limit;
279
280 /* find out what BIOS configured */
281 udma = saved_udma = (unsigned long)ap->host->private_data;
282
283 if (ap->port_no == 0)
284 udma >>= 16;
285 if (dev->devno == 0)
286 udma >>= 8;
287
288 if ((udma & 0xc0) == 0xc0)
289 bios_limit = ata_pack_xfermask(0, 0, udma_mask_map[udma & 0x7]);
290
291 /* consult ACPI GTM too */
292 gtm = ata_acpi_init_gtm(ap);
293 if (gtm) {
294 acpi_limit = ata_acpi_gtm_xfermask(dev, gtm);
295
296 snprintf(acpi_str, sizeof(acpi_str), " (%u:%u:0x%x)",
297 gtm->drive[0].dma, gtm->drive[1].dma, gtm->flags);
298 }
299
300 /* be optimistic, EH can take care of things if something goes wrong */
301 limit = bios_limit | acpi_limit;
302
303 /* If PIO or DMA isn't configured at all, don't limit. Let EH
304 * handle it.
305 */
306 if (!(limit & ATA_MASK_PIO))
307 limit |= ATA_MASK_PIO;
308 if (!(limit & (ATA_MASK_MWDMA | ATA_MASK_UDMA)))
309 limit |= ATA_MASK_MWDMA | ATA_MASK_UDMA;
Robert Hancock90950a22009-09-12 23:54:47 -0600310 /* PIO4, MWDMA2, UDMA2 should always be supported regardless of
311 cable detection result */
312 limit |= ata_pack_xfermask(ATA_PIO4, ATA_MWDMA2, ATA_UDMA2);
Tejun Heoce54d162007-12-18 16:33:07 +0900313
314 ata_port_printk(ap, KERN_DEBUG, "nv_mode_filter: 0x%lx&0x%lx->0x%lx, "
315 "BIOS=0x%lx (0x%x) ACPI=0x%lx%s\n",
316 xfer_mask, limit, xfer_mask & limit, bios_limit,
317 saved_udma, acpi_limit, acpi_str);
318
319 return xfer_mask & limit;
320}
Jeff Garzik669a5db2006-08-29 18:12:40 -0400321
322/**
323 * nv_probe_init - cable detection
Tejun Heocc0680a2007-08-06 18:36:23 +0900324 * @lin: ATA link
Jeff Garzik669a5db2006-08-29 18:12:40 -0400325 *
326 * Perform cable detection. The BIOS stores this in PCI config
327 * space for us.
328 */
329
Tejun Heocc0680a2007-08-06 18:36:23 +0900330static int nv_pre_reset(struct ata_link *link, unsigned long deadline)
Tejun Heod4b2bab2007-02-02 16:50:52 +0900331{
Alan Cox76ff3c62006-09-12 17:14:03 +0100332 static const struct pci_bits nv_enable_bits[] = {
333 { 0x50, 1, 0x02, 0x02 },
334 { 0x50, 1, 0x01, 0x01 }
335 };
Jeff Garzik669a5db2006-08-29 18:12:40 -0400336
Tejun Heocc0680a2007-08-06 18:36:23 +0900337 struct ata_port *ap = link->ap;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400338 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400339
Alan Coxc9619222006-09-26 17:53:38 +0100340 if (!pci_test_config_bits(pdev, &nv_enable_bits[ap->port_no]))
341 return -ENOENT;
Alan Cox76ff3c62006-09-12 17:14:03 +0100342
Tejun Heo9363c382008-04-07 22:47:16 +0900343 return ata_sff_prereset(link, deadline);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400344}
345
Jeff Garzik669a5db2006-08-29 18:12:40 -0400346/**
347 * nv100_set_piomode - set initial PIO mode data
348 * @ap: ATA interface
349 * @adev: ATA device
350 *
351 * Program the AMD registers for PIO mode.
352 */
353
354static void nv100_set_piomode(struct ata_port *ap, struct ata_device *adev)
355{
356 timing_setup(ap, adev, 0x50, adev->pio_mode, 3);
357}
358
359static void nv133_set_piomode(struct ata_port *ap, struct ata_device *adev)
360{
361 timing_setup(ap, adev, 0x50, adev->pio_mode, 4);
362}
363
364/**
365 * nv100_set_dmamode - set initial DMA mode data
366 * @ap: ATA interface
367 * @adev: ATA device
368 *
369 * Program the MWDMA/UDMA modes for the AMD and Nvidia
370 * chipset.
371 */
372
373static void nv100_set_dmamode(struct ata_port *ap, struct ata_device *adev)
374{
375 timing_setup(ap, adev, 0x50, adev->dma_mode, 3);
376}
377
378static void nv133_set_dmamode(struct ata_port *ap, struct ata_device *adev)
379{
380 timing_setup(ap, adev, 0x50, adev->dma_mode, 4);
381}
382
Tejun Heoce54d162007-12-18 16:33:07 +0900383static void nv_host_stop(struct ata_host *host)
384{
385 u32 udma = (unsigned long)host->private_data;
386
387 /* restore PCI config register 0x60 */
388 pci_write_config_dword(to_pci_dev(host->dev), 0x60, udma);
389}
390
Jeff Garzik669a5db2006-08-29 18:12:40 -0400391static struct scsi_host_template amd_sht = {
Tejun Heo68d1d072008-03-25 12:22:49 +0900392 ATA_BMDMA_SHT(DRV_NAME),
Jeff Garzik669a5db2006-08-29 18:12:40 -0400393};
394
Tejun Heo029cfd62008-03-25 12:22:49 +0900395static const struct ata_port_operations amd_base_port_ops = {
Alan Cox871af122009-01-05 14:16:39 +0000396 .inherits = &ata_bmdma32_port_ops,
Tejun Heo887125e2008-03-25 12:22:49 +0900397 .prereset = amd_pre_reset,
Tejun Heo029cfd62008-03-25 12:22:49 +0900398};
399
Jeff Garzik669a5db2006-08-29 18:12:40 -0400400static struct ata_port_operations amd33_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900401 .inherits = &amd_base_port_ops,
402 .cable_detect = ata_cable_40wire,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400403 .set_piomode = amd33_set_piomode,
404 .set_dmamode = amd33_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400405};
406
407static struct ata_port_operations amd66_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900408 .inherits = &amd_base_port_ops,
409 .cable_detect = ata_cable_unknown,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400410 .set_piomode = amd66_set_piomode,
411 .set_dmamode = amd66_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400412};
413
414static struct ata_port_operations amd100_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900415 .inherits = &amd_base_port_ops,
416 .cable_detect = ata_cable_unknown,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400417 .set_piomode = amd100_set_piomode,
418 .set_dmamode = amd100_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400419};
420
421static struct ata_port_operations amd133_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900422 .inherits = &amd_base_port_ops,
423 .cable_detect = amd_cable_detect,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400424 .set_piomode = amd133_set_piomode,
425 .set_dmamode = amd133_set_dmamode,
Tejun Heo029cfd62008-03-25 12:22:49 +0900426};
Jeff Garzik669a5db2006-08-29 18:12:40 -0400427
Tejun Heo029cfd62008-03-25 12:22:49 +0900428static const struct ata_port_operations nv_base_port_ops = {
429 .inherits = &ata_bmdma_port_ops,
430 .cable_detect = ata_cable_ignore,
431 .mode_filter = nv_mode_filter,
Tejun Heo887125e2008-03-25 12:22:49 +0900432 .prereset = nv_pre_reset,
Tejun Heo029cfd62008-03-25 12:22:49 +0900433 .host_stop = nv_host_stop,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400434};
435
436static struct ata_port_operations nv100_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900437 .inherits = &nv_base_port_ops,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400438 .set_piomode = nv100_set_piomode,
439 .set_dmamode = nv100_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400440};
441
442static struct ata_port_operations nv133_port_ops = {
Tejun Heo029cfd62008-03-25 12:22:49 +0900443 .inherits = &nv_base_port_ops,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400444 .set_piomode = nv133_set_piomode,
445 .set_dmamode = nv133_set_dmamode,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400446};
447
Alan Coxc48052c2009-02-11 13:08:41 -0800448static void amd_clear_fifo(struct pci_dev *pdev)
449{
450 u8 fifo;
451 /* Disable the FIFO, the FIFO logic will re-enable it as
452 appropriate */
453 pci_read_config_byte(pdev, 0x41, &fifo);
454 fifo &= 0x0F;
455 pci_write_config_byte(pdev, 0x41, fifo);
456}
457
Jeff Garzik669a5db2006-08-29 18:12:40 -0400458static int amd_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
459{
Tejun Heo1626aeb2007-05-04 12:43:58 +0200460 static const struct ata_port_info info[10] = {
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100461 { /* 0: AMD 7401 - no swdma */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400462 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100463 .pio_mask = ATA_PIO4,
464 .mwdma_mask = ATA_MWDMA2,
465 .udma_mask = ATA_UDMA2,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400466 .port_ops = &amd33_port_ops
467 },
468 { /* 1: Early AMD7409 - no swdma */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400469 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100470 .pio_mask = ATA_PIO4,
471 .mwdma_mask = ATA_MWDMA2,
472 .udma_mask = ATA_UDMA4,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400473 .port_ops = &amd66_port_ops
474 },
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100475 { /* 2: AMD 7409 */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400476 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100477 .pio_mask = ATA_PIO4,
478 .mwdma_mask = ATA_MWDMA2,
479 .udma_mask = ATA_UDMA4,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400480 .port_ops = &amd66_port_ops
481 },
482 { /* 3: AMD 7411 */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400483 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100484 .pio_mask = ATA_PIO4,
485 .mwdma_mask = ATA_MWDMA2,
486 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400487 .port_ops = &amd100_port_ops
488 },
489 { /* 4: AMD 7441 */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400490 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100491 .pio_mask = ATA_PIO4,
492 .mwdma_mask = ATA_MWDMA2,
493 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400494 .port_ops = &amd100_port_ops
495 },
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100496 { /* 5: AMD 8111 - no swdma */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400497 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100498 .pio_mask = ATA_PIO4,
499 .mwdma_mask = ATA_MWDMA2,
500 .udma_mask = ATA_UDMA6,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400501 .port_ops = &amd133_port_ops
502 },
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100503 { /* 6: AMD 8111 UDMA 100 (Serenade) - no swdma */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400504 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100505 .pio_mask = ATA_PIO4,
506 .mwdma_mask = ATA_MWDMA2,
507 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400508 .port_ops = &amd133_port_ops
509 },
510 { /* 7: Nvidia Nforce */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400511 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100512 .pio_mask = ATA_PIO4,
513 .mwdma_mask = ATA_MWDMA2,
514 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400515 .port_ops = &nv100_port_ops
516 },
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100517 { /* 8: Nvidia Nforce2 and later - no swdma */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400518 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100519 .pio_mask = ATA_PIO4,
520 .mwdma_mask = ATA_MWDMA2,
521 .udma_mask = ATA_UDMA6,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400522 .port_ops = &nv133_port_ops
523 },
524 { /* 9: AMD CS5536 (Geode companion) */
Jeff Garzik1d2808f2007-05-28 06:59:48 -0400525 .flags = ATA_FLAG_SLAVE_POSS,
Erik Inge Bolsø14bdef92009-03-14 21:38:24 +0100526 .pio_mask = ATA_PIO4,
527 .mwdma_mask = ATA_MWDMA2,
528 .udma_mask = ATA_UDMA5,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400529 .port_ops = &amd100_port_ops
530 }
531 };
Tejun Heo887125e2008-03-25 12:22:49 +0900532 const struct ata_port_info *ppi[] = { NULL, NULL };
Jeff Garzik669a5db2006-08-29 18:12:40 -0400533 static int printed_version;
534 int type = id->driver_data;
Tejun Heo887125e2008-03-25 12:22:49 +0900535 void *hpriv = NULL;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400536 u8 fifo;
Tejun Heof08048e2008-03-25 12:22:47 +0900537 int rc;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400538
539 if (!printed_version++)
540 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
541
Tejun Heof08048e2008-03-25 12:22:47 +0900542 rc = pcim_enable_device(pdev);
543 if (rc)
544 return rc;
545
Jeff Garzik669a5db2006-08-29 18:12:40 -0400546 pci_read_config_byte(pdev, 0x41, &fifo);
547
548 /* Check for AMD7409 without swdma errata and if found adjust type */
Auke Kok44c10132007-06-08 15:46:36 -0700549 if (type == 1 && pdev->revision > 0x7)
Jeff Garzik669a5db2006-08-29 18:12:40 -0400550 type = 2;
551
Tejun Heoce54d162007-12-18 16:33:07 +0900552 /* Serenade ? */
553 if (type == 5 && pdev->subsystem_vendor == PCI_VENDOR_ID_AMD &&
554 pdev->subsystem_device == PCI_DEVICE_ID_AMD_SERENADE)
555 type = 6; /* UDMA 100 only */
556
557 /*
558 * Okay, type is determined now. Apply type-specific workarounds.
559 */
Tejun Heo887125e2008-03-25 12:22:49 +0900560 ppi[0] = &info[type];
Tejun Heoce54d162007-12-18 16:33:07 +0900561
562 if (type < 3)
Tejun Heo9363c382008-04-07 22:47:16 +0900563 ata_pci_bmdma_clear_simplex(pdev);
Alan Coxc48052c2009-02-11 13:08:41 -0800564 if (pdev->vendor == PCI_VENDOR_ID_AMD)
565 amd_clear_fifo(pdev);
Tejun Heoce54d162007-12-18 16:33:07 +0900566 /* Cable detection on Nvidia chips doesn't work too well,
567 * cache BIOS programmed UDMA mode.
568 */
569 if (type == 7 || type == 8) {
570 u32 udma;
Jeff Garzik669a5db2006-08-29 18:12:40 -0400571
Tejun Heoce54d162007-12-18 16:33:07 +0900572 pci_read_config_dword(pdev, 0x60, &udma);
Tejun Heo887125e2008-03-25 12:22:49 +0900573 hpriv = (void *)(unsigned long)udma;
Tejun Heoce54d162007-12-18 16:33:07 +0900574 }
Jeff Garzik669a5db2006-08-29 18:12:40 -0400575
576 /* And fire it up */
Tejun Heo1c5afdf2010-05-19 22:10:22 +0200577 return ata_pci_bmdma_init_one(pdev, ppi, &amd_sht, hpriv, 0);
Jeff Garzik669a5db2006-08-29 18:12:40 -0400578}
579
Tejun Heo438ac6d2007-03-02 17:31:26 +0900580#ifdef CONFIG_PM
Alanc3041932006-11-27 16:21:24 +0000581static int amd_reinit_one(struct pci_dev *pdev)
582{
Tejun Heof08048e2008-03-25 12:22:47 +0900583 struct ata_host *host = dev_get_drvdata(&pdev->dev);
584 int rc;
585
586 rc = ata_pci_device_do_resume(pdev);
587 if (rc)
588 return rc;
589
Alanc3041932006-11-27 16:21:24 +0000590 if (pdev->vendor == PCI_VENDOR_ID_AMD) {
Alan Coxc48052c2009-02-11 13:08:41 -0800591 amd_clear_fifo(pdev);
Alanc3041932006-11-27 16:21:24 +0000592 if (pdev->device == PCI_DEVICE_ID_AMD_VIPER_7409 ||
593 pdev->device == PCI_DEVICE_ID_AMD_COBRA_7401)
Tejun Heo9363c382008-04-07 22:47:16 +0900594 ata_pci_bmdma_clear_simplex(pdev);
Alanc3041932006-11-27 16:21:24 +0000595 }
Tejun Heof08048e2008-03-25 12:22:47 +0900596 ata_host_resume(host);
597 return 0;
Alanc3041932006-11-27 16:21:24 +0000598}
Tejun Heo438ac6d2007-03-02 17:31:26 +0900599#endif
Alanc3041932006-11-27 16:21:24 +0000600
Jeff Garzik669a5db2006-08-29 18:12:40 -0400601static const struct pci_device_id amd[] = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400602 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_COBRA_7401), 0 },
603 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_VIPER_7409), 1 },
604 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_VIPER_7411), 3 },
605 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_OPUS_7441), 4 },
606 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_8111_IDE), 5 },
607 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_IDE), 7 },
608 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2_IDE), 8 },
609 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2S_IDE), 8 },
610 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3_IDE), 8 },
611 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3S_IDE), 8 },
612 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_CK804_IDE), 8 },
613 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP04_IDE), 8 },
614 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP51_IDE), 8 },
615 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_IDE), 8 },
616 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP61_IDE), 8 },
Peer Chen05e28672006-11-02 17:58:21 -0500617 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP65_IDE), 8 },
618 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP67_IDE), 8 },
Peer Chen9f789752007-06-07 18:23:12 +0800619 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP73_IDE), 8 },
620 { PCI_VDEVICE(NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP77_IDE), 8 },
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400621 { PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_CS5536_IDE), 9 },
622
623 { },
Jeff Garzik669a5db2006-08-29 18:12:40 -0400624};
625
626static struct pci_driver amd_pci_driver = {
Jeff Garzik2d2744f2006-09-28 20:21:59 -0400627 .name = DRV_NAME,
Jeff Garzik669a5db2006-08-29 18:12:40 -0400628 .id_table = amd,
629 .probe = amd_init_one,
Alanc3041932006-11-27 16:21:24 +0000630 .remove = ata_pci_remove_one,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900631#ifdef CONFIG_PM
Alanc3041932006-11-27 16:21:24 +0000632 .suspend = ata_pci_device_suspend,
633 .resume = amd_reinit_one,
Tejun Heo438ac6d2007-03-02 17:31:26 +0900634#endif
Jeff Garzik669a5db2006-08-29 18:12:40 -0400635};
636
637static int __init amd_init(void)
638{
639 return pci_register_driver(&amd_pci_driver);
640}
641
642static void __exit amd_exit(void)
643{
644 pci_unregister_driver(&amd_pci_driver);
645}
646
Jeff Garzik669a5db2006-08-29 18:12:40 -0400647MODULE_AUTHOR("Alan Cox");
Alan Coxc9544bc2008-02-08 15:22:39 +0000648MODULE_DESCRIPTION("low-level driver for AMD and Nvidia PATA IDE");
Jeff Garzik669a5db2006-08-29 18:12:40 -0400649MODULE_LICENSE("GPL");
650MODULE_DEVICE_TABLE(pci, amd);
651MODULE_VERSION(DRV_VERSION);
652
653module_init(amd_init);
654module_exit(amd_exit);