blob: ff3e8936b493d8b7137ab991fe84fd9e1bdebc19 [file] [log] [blame]
Ralf Baechle41c594a2006-04-05 09:45:45 +01001#ifndef _ASM_SMTC_MT_H
2#define _ASM_SMTC_MT_H
3
4/*
5 * Definitions for SMTC multitasking on MIPS MT cores
6 */
7
8#include <asm/mips_mt.h>
9
10/*
11 * System-wide SMTC status information
12 */
13
14extern unsigned int smtc_status;
15
16#define SMTC_TLB_SHARED 0x00000001
17#define SMTC_MTC_ACTIVE 0x00000002
18
19/*
20 * TLB/ASID Management information
21 */
22
23#define MAX_SMTC_TLBS 2
24#define MAX_SMTC_ASIDS 256
25#if NR_CPUS <= 8
26typedef char asiduse;
27#else
28#if NR_CPUS <= 16
29typedef short asiduse;
30#else
31typedef long asiduse;
32#endif
33#endif
34
35extern asiduse smtc_live_asid[MAX_SMTC_TLBS][MAX_SMTC_ASIDS];
36
Ralf Baechleb3920592007-03-04 18:25:51 +000037struct mm_struct;
38struct task_struct;
39
Ralf Baechle41c594a2006-04-05 09:45:45 +010040void smtc_get_new_mmu_context(struct mm_struct *mm, unsigned long cpu);
41
42void smtc_flush_tlb_asid(unsigned long asid);
43extern int mipsmt_build_cpu_map(int startslot);
44extern void mipsmt_prepare_cpus(void);
45extern void smtc_smp_finish(void);
46extern void smtc_boot_secondary(int cpu, struct task_struct *t);
47
48/*
49 * Sharing the TLB between multiple VPEs means that the
50 * "random" index selection function is not allowed to
51 * select the current value of the Index register. To
52 * avoid additional TLB pressure, the Index registers
53 * are "parked" with an non-Valid value.
54 */
55
56#define PARKED_INDEX ((unsigned int)0x80000000)
57
Ralf Baechlefe56b952007-08-06 16:35:23 +010058/*
59 * Define low-level interrupt mask for IPIs, if necessary.
60 * By default, use SW interrupt 1, which requires no external
61 * hardware support, but which works only for single-core
62 * MIPS MT systems.
63 */
64#ifndef MIPS_CPU_IPI_IRQ
65#define MIPS_CPU_IPI_IRQ 1
66#endif
67
Ralf Baechle41c594a2006-04-05 09:45:45 +010068#endif /* _ASM_SMTC_MT_H */