blob: 3dc2426e23457dbb4a04bb8a32349087c5be9b18 [file] [log] [blame]
Ben Dooksa21765a2007-02-11 18:31:01 +01001/* linux/arch/arm/mach-s3c2440/clock.c
Ben Dooksa8d11e32005-07-26 22:39:14 +01002 *
3 * Copyright (c) 2004-2005 Simtec Electronics
4 * http://armlinux.simtec.co.uk/
5 * Ben Dooks <ben@simtec.co.uk>
6 *
7 * S3C2440 Clock support
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22*/
23
24#include <linux/init.h>
25#include <linux/module.h>
26#include <linux/kernel.h>
27#include <linux/list.h>
28#include <linux/errno.h>
29#include <linux/err.h>
30#include <linux/device.h>
31#include <linux/sysdev.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010032#include <linux/interrupt.h>
33#include <linux/ioport.h>
Ben Dooks36c64af2006-03-20 21:00:48 +000034#include <linux/mutex.h>
Russell Kingf8ce2542006-01-07 16:15:52 +000035#include <linux/clk.h>
Russell Kingfced80c2008-09-06 12:10:45 +010036#include <linux/io.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010037
Russell Kinga09e64f2008-08-05 16:14:15 +010038#include <mach/hardware.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010039#include <asm/atomic.h>
40#include <asm/irq.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010041
Russell Kinga09e64f2008-08-05 16:14:15 +010042#include <mach/regs-clock.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010043
Ben Dooksd5120ae2008-10-07 23:09:51 +010044#include <plat/clock.h>
Ben Dooksa2b7ba92008-10-07 22:26:09 +010045#include <plat/cpu.h>
Ben Dooksa8d11e32005-07-26 22:39:14 +010046
47/* S3C2440 extended clock support */
48
Ben Dookse44c0392006-03-20 21:00:12 +000049static unsigned long s3c2440_camif_upll_round(struct clk *clk,
50 unsigned long rate)
51{
52 unsigned long parent_rate = clk_get_rate(clk->parent);
53 int div;
54
55 if (rate > parent_rate)
56 return parent_rate;
57
58 /* note, we remove the +/- 1 calculations for the divisor */
59
60 div = (parent_rate / rate) / 2;
61
62 if (div < 1)
63 div = 1;
64 else if (div > 16)
65 div = 16;
66
67 return parent_rate / (div * 2);
68}
69
70static int s3c2440_camif_upll_setrate(struct clk *clk, unsigned long rate)
71{
72 unsigned long parent_rate = clk_get_rate(clk->parent);
73 unsigned long camdivn = __raw_readl(S3C2440_CAMDIVN);
74
75 rate = s3c2440_camif_upll_round(clk, rate);
76
77 camdivn &= ~(S3C2440_CAMDIVN_CAMCLK_SEL | S3C2440_CAMDIVN_CAMCLK_MASK);
78
79 if (rate != parent_rate) {
80 camdivn |= S3C2440_CAMDIVN_CAMCLK_SEL;
81 camdivn |= (((parent_rate / rate) / 2) - 1);
82 }
83
84 __raw_writel(camdivn, S3C2440_CAMDIVN);
85
86 return 0;
87}
88
89/* Extra S3C2440 clocks */
90
Ben Dooksa8d11e32005-07-26 22:39:14 +010091static struct clk s3c2440_clk_cam = {
92 .name = "camif",
93 .id = -1,
Ben Dooks99c13852006-06-22 22:18:20 +010094 .enable = s3c2410_clkcon_enable,
Ben Dooksa8d11e32005-07-26 22:39:14 +010095 .ctrlbit = S3C2440_CLKCON_CAMERA,
96};
97
Ben Dookse44c0392006-03-20 21:00:12 +000098static struct clk s3c2440_clk_cam_upll = {
99 .name = "camif-upll",
100 .id = -1,
Ben Dooksb3bf41b2009-12-01 01:24:37 +0000101 .ops = &(struct clk_ops) {
102 .set_rate = s3c2440_camif_upll_setrate,
103 .round_rate = s3c2440_camif_upll_round,
104 },
Ben Dookse44c0392006-03-20 21:00:12 +0000105};
106
Ben Dooksa8d11e32005-07-26 22:39:14 +0100107static struct clk s3c2440_clk_ac97 = {
108 .name = "ac97",
109 .id = -1,
Ben Dooks99c13852006-06-22 22:18:20 +0100110 .enable = s3c2410_clkcon_enable,
Ben Dooksa8d11e32005-07-26 22:39:14 +0100111 .ctrlbit = S3C2440_CLKCON_CAMERA,
112};
113
114static int s3c2440_clk_add(struct sys_device *sysdev)
115{
Ben Dooks3a38e4b2008-01-28 13:01:34 +0100116 struct clk *clock_upll;
Ben Dookse546e8a2006-12-17 20:38:14 +0100117 struct clk *clock_h;
118 struct clk *clock_p;
Ben Dooksa8d11e32005-07-26 22:39:14 +0100119
Ben Dookse546e8a2006-12-17 20:38:14 +0100120 clock_p = clk_get(NULL, "pclk");
121 clock_h = clk_get(NULL, "hclk");
122 clock_upll = clk_get(NULL, "upll");
Ben Dooksa8d11e32005-07-26 22:39:14 +0100123
Ben Dookse546e8a2006-12-17 20:38:14 +0100124 if (IS_ERR(clock_p) || IS_ERR(clock_h) || IS_ERR(clock_upll)) {
Ben Dooksa8d11e32005-07-26 22:39:14 +0100125 printk(KERN_ERR "S3C2440: Failed to get parent clocks\n");
126 return -EINVAL;
127 }
128
Ben Dookse546e8a2006-12-17 20:38:14 +0100129 s3c2440_clk_cam.parent = clock_h;
130 s3c2440_clk_ac97.parent = clock_p;
131 s3c2440_clk_cam_upll.parent = clock_upll;
Ben Dooksa8d11e32005-07-26 22:39:14 +0100132
133 s3c24xx_register_clock(&s3c2440_clk_ac97);
134 s3c24xx_register_clock(&s3c2440_clk_cam);
Ben Dookse44c0392006-03-20 21:00:12 +0000135 s3c24xx_register_clock(&s3c2440_clk_cam_upll);
Ben Dooksa8d11e32005-07-26 22:39:14 +0100136
137 clk_disable(&s3c2440_clk_ac97);
138 clk_disable(&s3c2440_clk_cam);
139
140 return 0;
141}
142
143static struct sysdev_driver s3c2440_clk_driver = {
144 .add = s3c2440_clk_add,
145};
146
147static __init int s3c24xx_clk_driver(void)
148{
149 return sysdev_driver_register(&s3c2440_sysclass, &s3c2440_clk_driver);
150}
151
152arch_initcall(s3c24xx_clk_driver);