Blame - drivers/gpu/drm/radeon/r600d.h - kernel/msm

2009-09-08 10:10:24 +1000

[diff] [blame]

/*

*

* Permission is hereby granted, free of charge, to any person obtaining a

6

* copy of this software and associated documentation files (the "Software"),

7

* to deal in the Software without restriction, including without limitation

8

* the rights to use, copy, modify, merge, publish, distribute, sublicense,

9

* and/or sell copies of the Software, and to permit persons to whom the

10

* Software is furnished to do so, subject to the following conditions:

11

*

12

* The above copyright notice and this permission notice shall be included in

13

* all copies or substantial portions of the Software.

14

*

15

* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

16

* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

17

* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL

18

* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR

19

* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,

20

* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

21

* OTHER DEALINGS IN THE SOFTWARE.

22

*

23

* Authors: Dave Airlie

* Alex Deucher

* Jerome Glisse

*/

#ifndef R600D_H

#define R600D_H

#define CP_PACKET2 0x80000000

31

#define PACKET2_PAD_SHIFT 0

32

#define PACKET2_PAD_MASK (0x3fffffff << 0)

33

34

#define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))

35

36

#define R6XX_MAX_SH_GPRS 256

37

#define R6XX_MAX_TEMP_GPRS 16

38

#define R6XX_MAX_SH_THREADS 256

39

#define R6XX_MAX_SH_STACK_ENTRIES 4096

40

#define R6XX_MAX_BACKENDS 8

41

#define R6XX_MAX_BACKENDS_MASK 0xff

42

#define R6XX_MAX_SIMDS 8

43

#define R6XX_MAX_SIMDS_MASK 0xff

44

#define R6XX_MAX_PIPES 8

45

#define R6XX_MAX_PIPES_MASK 0xff

46

47

/* PTE flags */

48

#define PTE_VALID (1 << 0)

49

#define PTE_SYSTEM (1 << 1)

50

#define PTE_SNOOPED (1 << 2)

51

#define PTE_READABLE (1 << 5)

52

#define PTE_WRITEABLE (1 << 6)

53

Alex Deucher

1679056

2010-11-14 20:24:35 -0500

[diff] [blame]

54

/* tiling bits */

55

#define ARRAY_LINEAR_GENERAL 0x00000000

56

#define ARRAY_LINEAR_ALIGNED 0x00000001

57

#define ARRAY_1D_TILED_THIN1 0x00000002

58

#define ARRAY_2D_TILED_THIN1 0x00000004

59

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

60

/* Registers */

61

#define ARB_POP 0x2418

62

#define ENABLE_TC128 (1 << 30)

63

#define ARB_GDEC_RD_CNTL 0x246C

64

65

#define CC_GC_SHADER_PIPE_CONFIG 0x8950

66

#define CC_RB_BACKEND_DISABLE 0x98F4

67

#define BACKEND_DISABLE(x) ((x) << 16)

68

69

#define CB_COLOR0_BASE 0x28040

70

#define CB_COLOR1_BASE 0x28044

71

#define CB_COLOR2_BASE 0x28048

72

#define CB_COLOR3_BASE 0x2804C

73

#define CB_COLOR4_BASE 0x28050

74

#define CB_COLOR5_BASE 0x28054

75

#define CB_COLOR6_BASE 0x28058

76

#define CB_COLOR7_BASE 0x2805C

77

#define CB_COLOR7_FRAG 0x280FC

78

79

#define CB_COLOR0_SIZE 0x28060

80

#define CB_COLOR0_VIEW 0x28080

81

#define CB_COLOR0_INFO 0x280a0

82

#define CB_COLOR0_TILE 0x280c0

83

#define CB_COLOR0_FRAG 0x280e0

84

#define CB_COLOR0_MASK 0x28100

85

Alex Deucher

5f77df3

2010-03-26 14:52:32 -0400

[diff] [blame]

86

#define SQ_ALU_CONST_CACHE_PS_0 0x28940

87

#define SQ_ALU_CONST_CACHE_PS_1 0x28944

88

#define SQ_ALU_CONST_CACHE_PS_2 0x28948

89

#define SQ_ALU_CONST_CACHE_PS_3 0x2894c

90

#define SQ_ALU_CONST_CACHE_PS_4 0x28950

91

#define SQ_ALU_CONST_CACHE_PS_5 0x28954

92

#define SQ_ALU_CONST_CACHE_PS_6 0x28958

93

#define SQ_ALU_CONST_CACHE_PS_7 0x2895c

94

#define SQ_ALU_CONST_CACHE_PS_8 0x28960

95

#define SQ_ALU_CONST_CACHE_PS_9 0x28964

96

#define SQ_ALU_CONST_CACHE_PS_10 0x28968

97

#define SQ_ALU_CONST_CACHE_PS_11 0x2896c

98

#define SQ_ALU_CONST_CACHE_PS_12 0x28970

99

#define SQ_ALU_CONST_CACHE_PS_13 0x28974

100

#define SQ_ALU_CONST_CACHE_PS_14 0x28978

101

#define SQ_ALU_CONST_CACHE_PS_15 0x2897c

102

#define SQ_ALU_CONST_CACHE_VS_0 0x28980

103

#define SQ_ALU_CONST_CACHE_VS_1 0x28984

104

#define SQ_ALU_CONST_CACHE_VS_2 0x28988

105

#define SQ_ALU_CONST_CACHE_VS_3 0x2898c

106

#define SQ_ALU_CONST_CACHE_VS_4 0x28990

107

#define SQ_ALU_CONST_CACHE_VS_5 0x28994

108

#define SQ_ALU_CONST_CACHE_VS_6 0x28998

109

#define SQ_ALU_CONST_CACHE_VS_7 0x2899c

110

#define SQ_ALU_CONST_CACHE_VS_8 0x289a0

111

#define SQ_ALU_CONST_CACHE_VS_9 0x289a4

112

#define SQ_ALU_CONST_CACHE_VS_10 0x289a8

113

#define SQ_ALU_CONST_CACHE_VS_11 0x289ac

114

#define SQ_ALU_CONST_CACHE_VS_12 0x289b0

115

#define SQ_ALU_CONST_CACHE_VS_13 0x289b4

116

#define SQ_ALU_CONST_CACHE_VS_14 0x289b8

117

#define SQ_ALU_CONST_CACHE_VS_15 0x289bc

118

#define SQ_ALU_CONST_CACHE_GS_0 0x289c0

119

#define SQ_ALU_CONST_CACHE_GS_1 0x289c4

120

#define SQ_ALU_CONST_CACHE_GS_2 0x289c8

121

#define SQ_ALU_CONST_CACHE_GS_3 0x289cc

122

#define SQ_ALU_CONST_CACHE_GS_4 0x289d0

123

#define SQ_ALU_CONST_CACHE_GS_5 0x289d4

124

#define SQ_ALU_CONST_CACHE_GS_6 0x289d8

125

#define SQ_ALU_CONST_CACHE_GS_7 0x289dc

126

#define SQ_ALU_CONST_CACHE_GS_8 0x289e0

127

#define SQ_ALU_CONST_CACHE_GS_9 0x289e4

128

#define SQ_ALU_CONST_CACHE_GS_10 0x289e8

129

#define SQ_ALU_CONST_CACHE_GS_11 0x289ec

130

#define SQ_ALU_CONST_CACHE_GS_12 0x289f0

131

#define SQ_ALU_CONST_CACHE_GS_13 0x289f4

132

#define SQ_ALU_CONST_CACHE_GS_14 0x289f8

133

#define SQ_ALU_CONST_CACHE_GS_15 0x289fc

134

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

135

#define CONFIG_MEMSIZE 0x5428

Dave Airlie

28d5204

2009-09-21 14:33:58 +1000

[diff] [blame]

136

#define CONFIG_CNTL 0x5424

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

137

#define CP_STAT 0x8680

138

#define CP_COHER_BASE 0x85F8

139

#define CP_DEBUG 0xC1FC

140

#define R_0086D8_CP_ME_CNTL 0x86D8

141

#define S_0086D8_CP_ME_HALT(x) (((x) & 1)<<28)

142

#define C_0086D8_CP_ME_HALT(x) ((x) & 0xEFFFFFFF)

143

#define CP_ME_RAM_DATA 0xC160

144

#define CP_ME_RAM_RADDR 0xC158

145

#define CP_ME_RAM_WADDR 0xC15C

146

#define CP_MEQ_THRESHOLDS 0x8764

147

#define MEQ_END(x) ((x) << 16)

148

#define ROQ_END(x) ((x) << 24)

149

#define CP_PERFMON_CNTL 0x87FC

150

#define CP_PFP_UCODE_ADDR 0xC150

151

#define CP_PFP_UCODE_DATA 0xC154

152

#define CP_QUEUE_THRESHOLDS 0x8760

153

#define ROQ_IB1_START(x) ((x) << 0)

154

#define ROQ_IB2_START(x) ((x) << 8)

155

#define CP_RB_BASE 0xC100

156

#define CP_RB_CNTL 0xC104

157

#define RB_BUFSZ(x) ((x)<<0)

158

#define RB_BLKSZ(x) ((x)<<8)

159

#define RB_NO_UPDATE (1<<27)

160

#define RB_RPTR_WR_ENA (1<<31)

161

#define BUF_SWAP_32BIT (2 << 16)

162

#define CP_RB_RPTR 0x8700

163

#define CP_RB_RPTR_ADDR 0xC10C

164

#define CP_RB_RPTR_ADDR_HI 0xC110

165

#define CP_RB_RPTR_WR 0xC108

166

#define CP_RB_WPTR 0xC114

167

#define CP_RB_WPTR_ADDR 0xC118

168

#define CP_RB_WPTR_ADDR_HI 0xC11C

169

#define CP_RB_WPTR_DELAY 0x8704

170

#define CP_ROQ_IB1_STAT 0x8784

171

#define CP_ROQ_IB2_STAT 0x8788

172

#define CP_SEM_WAIT_TIMER 0x85BC

173

174

#define DB_DEBUG 0x9830

175

#define PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)

176

#define DB_DEPTH_BASE 0x2800C

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

177

#define DB_HTILE_DATA_BASE 0x28014

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

178

#define DB_WATERMARKS 0x9838

179

#define DEPTH_FREE(x) ((x) << 0)

180

#define DEPTH_FLUSH(x) ((x) << 5)

181

#define DEPTH_PENDING_FREE(x) ((x) << 15)

182

#define DEPTH_CACHELINE_FREE(x) ((x) << 20)

183

184

#define DCP_TILING_CONFIG 0x6CA0

185

#define PIPE_TILING(x) ((x) << 1)

186

#define BANK_TILING(x) ((x) << 4)

187

#define GROUP_SIZE(x) ((x) << 6)

188

#define ROW_TILING(x) ((x) << 8)

189

#define BANK_SWAPS(x) ((x) << 11)

190

#define SAMPLE_SPLIT(x) ((x) << 14)

191

#define BACKEND_MAP(x) ((x) << 16)

192

193

#define GB_TILING_CONFIG 0x98F0

194

195

#define GC_USER_SHADER_PIPE_CONFIG 0x8954

196

#define INACTIVE_QD_PIPES(x) ((x) << 8)

197

#define INACTIVE_QD_PIPES_MASK 0x0000FF00

198

#define INACTIVE_SIMDS(x) ((x) << 16)

199

#define INACTIVE_SIMDS_MASK 0x00FF0000

200

201

#define SQ_CONFIG 0x8c00

202

# define VC_ENABLE (1 << 0)

203

# define EXPORT_SRC_C (1 << 1)

204

# define DX9_CONSTS (1 << 2)

205

# define ALU_INST_PREFER_VECTOR (1 << 3)

206

# define DX10_CLAMP (1 << 4)

207

# define CLAUSE_SEQ_PRIO(x) ((x) << 8)

208

# define PS_PRIO(x) ((x) << 24)

209

# define VS_PRIO(x) ((x) << 26)

210

# define GS_PRIO(x) ((x) << 28)

211

# define ES_PRIO(x) ((x) << 30)

212

#define SQ_GPR_RESOURCE_MGMT_1 0x8c04

213

# define NUM_PS_GPRS(x) ((x) << 0)

214

# define NUM_VS_GPRS(x) ((x) << 16)

215

# define NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)

216

#define SQ_GPR_RESOURCE_MGMT_2 0x8c08

217

# define NUM_GS_GPRS(x) ((x) << 0)

218

# define NUM_ES_GPRS(x) ((x) << 16)

219

#define SQ_THREAD_RESOURCE_MGMT 0x8c0c

220

# define NUM_PS_THREADS(x) ((x) << 0)

221

# define NUM_VS_THREADS(x) ((x) << 8)

222

# define NUM_GS_THREADS(x) ((x) << 16)

223

# define NUM_ES_THREADS(x) ((x) << 24)

224

#define SQ_STACK_RESOURCE_MGMT_1 0x8c10

225

# define NUM_PS_STACK_ENTRIES(x) ((x) << 0)

226

# define NUM_VS_STACK_ENTRIES(x) ((x) << 16)

227

#define SQ_STACK_RESOURCE_MGMT_2 0x8c14

228

# define NUM_GS_STACK_ENTRIES(x) ((x) << 0)

229

# define NUM_ES_STACK_ENTRIES(x) ((x) << 16)

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

230

#define SQ_ESGS_RING_BASE 0x8c40

231

#define SQ_GSVS_RING_BASE 0x8c48

232

#define SQ_ESTMP_RING_BASE 0x8c50

233

#define SQ_GSTMP_RING_BASE 0x8c58

234

#define SQ_VSTMP_RING_BASE 0x8c60

235

#define SQ_PSTMP_RING_BASE 0x8c68

236

#define SQ_FBUF_RING_BASE 0x8c70

237

#define SQ_REDUC_RING_BASE 0x8c78

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

238

239

#define GRBM_CNTL 0x8000

240

# define GRBM_READ_TIMEOUT(x) ((x) << 0)

241

#define GRBM_STATUS 0x8010

242

#define CMDFIFO_AVAIL_MASK 0x0000001F

243

#define GUI_ACTIVE (1<<31)

244

#define GRBM_STATUS2 0x8014

245

#define GRBM_SOFT_RESET 0x8020

246

#define SOFT_RESET_CP (1<<0)

247

Alex Deucher

21a8122

2010-07-02 12:58:16 -0400

[diff] [blame]

248

#define CG_THERMAL_STATUS 0x7F4

249

#define ASIC_T(x) ((x) << 0)

250

#define ASIC_T_MASK 0x1FF

251

#define ASIC_T_SHIFT 0

252

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

253

#define HDP_HOST_PATH_CNTL 0x2C00

254

#define HDP_NONSURFACE_BASE 0x2C04

255

#define HDP_NONSURFACE_INFO 0x2C08

256

#define HDP_NONSURFACE_SIZE 0x2C0C

257

#define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0

258

#define HDP_TILING_CONFIG 0x2F3C

Alex Deucher

812d046

2010-07-26 18:51:53 -0400

[diff] [blame]

259

#define HDP_DEBUG1 0x2F34

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

260

261

#define MC_VM_AGP_TOP 0x2184

262

#define MC_VM_AGP_BOT 0x2188

263

#define MC_VM_AGP_BASE 0x218C

264

#define MC_VM_FB_LOCATION 0x2180

265

#define MC_VM_L1_TLB_MCD_RD_A_CNTL 0x219C

266

#define ENABLE_L1_TLB (1 << 0)

267

#define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)

268

#define ENABLE_L1_STRICT_ORDERING (1 << 2)

269

#define SYSTEM_ACCESS_MODE_MASK 0x000000C0

270

#define SYSTEM_ACCESS_MODE_SHIFT 6

271

#define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)

272

#define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)

273

#define SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)

274

#define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)

275

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)

276

#define SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)

277

#define ENABLE_SEMAPHORE_MODE (1 << 10)

278

#define ENABLE_WAIT_L2_QUERY (1 << 11)

279

#define EFFECTIVE_L1_TLB_SIZE(x) (((x) & 7) << 12)

280

#define EFFECTIVE_L1_TLB_SIZE_MASK 0x00007000

281

#define EFFECTIVE_L1_TLB_SIZE_SHIFT 12

282

#define EFFECTIVE_L1_QUEUE_SIZE(x) (((x) & 7) << 15)

283

#define EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00038000

284

#define EFFECTIVE_L1_QUEUE_SIZE_SHIFT 15

285

#define MC_VM_L1_TLB_MCD_RD_B_CNTL 0x21A0

286

#define MC_VM_L1_TLB_MCB_RD_GFX_CNTL 0x21FC

287

#define MC_VM_L1_TLB_MCB_RD_HDP_CNTL 0x2204

288

#define MC_VM_L1_TLB_MCB_RD_PDMA_CNTL 0x2208

289

#define MC_VM_L1_TLB_MCB_RD_SEM_CNTL 0x220C

290

#define MC_VM_L1_TLB_MCB_RD_SYS_CNTL 0x2200

291

#define MC_VM_L1_TLB_MCD_WR_A_CNTL 0x21A4

292

#define MC_VM_L1_TLB_MCD_WR_B_CNTL 0x21A8

293

#define MC_VM_L1_TLB_MCB_WR_GFX_CNTL 0x2210

294

#define MC_VM_L1_TLB_MCB_WR_HDP_CNTL 0x2218

295

#define MC_VM_L1_TLB_MCB_WR_PDMA_CNTL 0x221C

296

#define MC_VM_L1_TLB_MCB_WR_SEM_CNTL 0x2220

297

#define MC_VM_L1_TLB_MCB_WR_SYS_CNTL 0x2214

298

#define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190

299

#define LOGICAL_PAGE_NUMBER_MASK 0x000FFFFF

300

#define LOGICAL_PAGE_NUMBER_SHIFT 0

301

#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194

302

#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198

303

304

#define PA_CL_ENHANCE 0x8A14

305

#define CLIP_VTX_REORDER_ENA (1 << 0)

306

#define NUM_CLIP_SEQ(x) ((x) << 1)

307

#define PA_SC_AA_CONFIG 0x28C04

308

#define PA_SC_AA_SAMPLE_LOCS_2S 0x8B40

309

#define PA_SC_AA_SAMPLE_LOCS_4S 0x8B44

310

#define PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8B48

311

#define PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8B4C

312

#define S0_X(x) ((x) << 0)

313

#define S0_Y(x) ((x) << 4)

314

#define S1_X(x) ((x) << 8)

315

#define S1_Y(x) ((x) << 12)

316

#define S2_X(x) ((x) << 16)

317

#define S2_Y(x) ((x) << 20)

318

#define S3_X(x) ((x) << 24)

319

#define S3_Y(x) ((x) << 28)

320

#define S4_X(x) ((x) << 0)

321

#define S4_Y(x) ((x) << 4)

322

#define S5_X(x) ((x) << 8)

323

#define S5_Y(x) ((x) << 12)

324

#define S6_X(x) ((x) << 16)

325

#define S6_Y(x) ((x) << 20)

326

#define S7_X(x) ((x) << 24)

327

#define S7_Y(x) ((x) << 28)

328

#define PA_SC_CLIPRECT_RULE 0x2820c

329

#define PA_SC_ENHANCE 0x8BF0

330

#define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)

331

#define FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)

332

#define PA_SC_LINE_STIPPLE 0x28A0C

333

#define PA_SC_LINE_STIPPLE_STATE 0x8B10

334

#define PA_SC_MODE_CNTL 0x28A4C

335

#define PA_SC_MULTI_CHIP_CNTL 0x8B20

336

337

#define PA_SC_SCREEN_SCISSOR_TL 0x28030

338

#define PA_SC_GENERIC_SCISSOR_TL 0x28240

339

#define PA_SC_WINDOW_SCISSOR_TL 0x28204

340

341

#define PCIE_PORT_INDEX 0x0038

342

#define PCIE_PORT_DATA 0x003C

343

Alex Deucher

5885b7a

2009-10-19 17:23:33 -0400

[diff] [blame]

344

#define CHMAP 0x2004

345

#define NOOFCHAN_SHIFT 12

346

#define NOOFCHAN_MASK 0x00003000

347

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

348

#define RAMCFG 0x2408

349

#define NOOFBANK_SHIFT 0

350

#define NOOFBANK_MASK 0x00000001

351

#define NOOFRANK_SHIFT 1

352

#define NOOFRANK_MASK 0x00000002

353

#define NOOFROWS_SHIFT 2

354

#define NOOFROWS_MASK 0x0000001C

355

#define NOOFCOLS_SHIFT 5

356

#define NOOFCOLS_MASK 0x00000060

357

#define CHANSIZE_SHIFT 7

358

#define CHANSIZE_MASK 0x00000080

359

#define BURSTLENGTH_SHIFT 8

360

#define BURSTLENGTH_MASK 0x00000100

361

#define CHANSIZE_OVERRIDE (1 << 10)

362

363

#define SCRATCH_REG0 0x8500

364

#define SCRATCH_REG1 0x8504

365

#define SCRATCH_REG2 0x8508

366

#define SCRATCH_REG3 0x850C

367

#define SCRATCH_REG4 0x8510

368

#define SCRATCH_REG5 0x8514

369

#define SCRATCH_REG6 0x8518

370

#define SCRATCH_REG7 0x851C

371

#define SCRATCH_UMSK 0x8540

372

#define SCRATCH_ADDR 0x8544

373

374

#define SPI_CONFIG_CNTL 0x9100

375

#define GPR_WRITE_PRIORITY(x) ((x) << 0)

376

#define DISABLE_INTERP_1 (1 << 5)

377

#define SPI_CONFIG_CNTL_1 0x913C

378

#define VTX_DONE_DELAY(x) ((x) << 0)

379

#define INTERP_ONE_PRIM_PER_ROW (1 << 4)

380

#define SPI_INPUT_Z 0x286D8

381

#define SPI_PS_IN_CONTROL_0 0x286CC

382

#define NUM_INTERP(x) ((x)<<0)

383

#define POSITION_ENA (1<<8)

384

#define POSITION_CENTROID (1<<9)

385

#define POSITION_ADDR(x) ((x)<<10)

386

#define PARAM_GEN(x) ((x)<<15)

387

#define PARAM_GEN_ADDR(x) ((x)<<19)

388

#define BARYC_SAMPLE_CNTL(x) ((x)<<26)

389

#define PERSP_GRADIENT_ENA (1<<28)

390

#define LINEAR_GRADIENT_ENA (1<<29)

391

#define POSITION_SAMPLE (1<<30)

392

#define BARYC_AT_SAMPLE_ENA (1<<31)

393

#define SPI_PS_IN_CONTROL_1 0x286D0

394

#define GEN_INDEX_PIX (1<<0)

395

#define GEN_INDEX_PIX_ADDR(x) ((x)<<1)

396

#define FRONT_FACE_ENA (1<<8)

397

#define FRONT_FACE_CHAN(x) ((x)<<9)

398

#define FRONT_FACE_ALL_BITS (1<<11)

399

#define FRONT_FACE_ADDR(x) ((x)<<12)

400

#define FOG_ADDR(x) ((x)<<17)

401

#define FIXED_PT_POSITION_ENA (1<<24)

402

#define FIXED_PT_POSITION_ADDR(x) ((x)<<25)

403

404

#define SQ_MS_FIFO_SIZES 0x8CF0

405

#define CACHE_FIFO_SIZE(x) ((x) << 0)

406

#define FETCH_FIFO_HIWATER(x) ((x) << 8)

407

#define DONE_FIFO_HIWATER(x) ((x) << 16)

408

#define ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)

409

#define SQ_PGM_START_ES 0x28880

410

#define SQ_PGM_START_FS 0x28894

411

#define SQ_PGM_START_GS 0x2886C

412

#define SQ_PGM_START_PS 0x28840

413

#define SQ_PGM_RESOURCES_PS 0x28850

414

#define SQ_PGM_EXPORTS_PS 0x28854

415

#define SQ_PGM_CF_OFFSET_PS 0x288cc

416

#define SQ_PGM_START_VS 0x28858

417

#define SQ_PGM_RESOURCES_VS 0x28868

418

#define SQ_PGM_CF_OFFSET_VS 0x288d0

419

#define SQ_VTX_CONSTANT_WORD6_0 0x38018

420

#define S__SQ_VTX_CONSTANT_TYPE(x) (((x) & 3) << 30)

421

#define G__SQ_VTX_CONSTANT_TYPE(x) (((x) >> 30) & 3)

422

#define SQ_TEX_VTX_INVALID_TEXTURE 0x0

423

#define SQ_TEX_VTX_INVALID_BUFFER 0x1

424

#define SQ_TEX_VTX_VALID_TEXTURE 0x2

425

#define SQ_TEX_VTX_VALID_BUFFER 0x3

426

427

428

#define SX_MISC 0x28350

Alex Deucher

a39533b

2009-11-09 16:41:21 -0500

[diff] [blame]

429

#define SX_MEMORY_EXPORT_BASE 0x9010

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

430

#define SX_DEBUG_1 0x9054

431

#define SMX_EVENT_RELEASE (1 << 0)

432

#define ENABLE_NEW_SMX_ADDRESS (1 << 16)

433

434

#define TA_CNTL_AUX 0x9508

435

#define DISABLE_CUBE_WRAP (1 << 0)

436

#define DISABLE_CUBE_ANISO (1 << 1)

437

#define SYNC_GRADIENT (1 << 24)

438

#define SYNC_WALKER (1 << 25)

439

#define SYNC_ALIGNER (1 << 26)

440

#define BILINEAR_PRECISION_6_BIT (0 << 31)

441

#define BILINEAR_PRECISION_8_BIT (1 << 31)

442

443

#define TC_CNTL 0x9608

444

#define TC_L2_SIZE(x) ((x)<<5)

445

#define L2_DISABLE_LATE_HIT (1<<9)

446

447

448

#define VGT_CACHE_INVALIDATION 0x88C4

449

#define CACHE_INVALIDATION(x) ((x)<<0)

#define VC_ONLY 0

#define TC_ONLY 1

#define VC_AND_TC 2

#define VGT_DMA_BASE 0x287E8

454

#define VGT_DMA_BASE_HI 0x287E4

455

#define VGT_ES_PER_GS 0x88CC

456

#define VGT_GS_PER_ES 0x88C8

457

#define VGT_GS_PER_VS 0x88E8

458

#define VGT_GS_VERTEX_REUSE 0x88D4

459

#define VGT_PRIMITIVE_TYPE 0x8958

460

#define VGT_NUM_INSTANCES 0x8974

461

#define VGT_OUT_DEALLOC_CNTL 0x28C5C

462

#define DEALLOC_DIST_MASK 0x0000007F

463

#define VGT_STRMOUT_BASE_OFFSET_0 0x28B10

464

#define VGT_STRMOUT_BASE_OFFSET_1 0x28B14

465

#define VGT_STRMOUT_BASE_OFFSET_2 0x28B18

466

#define VGT_STRMOUT_BASE_OFFSET_3 0x28B1c

467

#define VGT_STRMOUT_BASE_OFFSET_HI_0 0x28B44

468

#define VGT_STRMOUT_BASE_OFFSET_HI_1 0x28B48

469

#define VGT_STRMOUT_BASE_OFFSET_HI_2 0x28B4c

470

#define VGT_STRMOUT_BASE_OFFSET_HI_3 0x28B50

471

#define VGT_STRMOUT_BUFFER_BASE_0 0x28AD8

472

#define VGT_STRMOUT_BUFFER_BASE_1 0x28AE8

473

#define VGT_STRMOUT_BUFFER_BASE_2 0x28AF8

474

#define VGT_STRMOUT_BUFFER_BASE_3 0x28B08

475

#define VGT_STRMOUT_BUFFER_OFFSET_0 0x28ADC

476

#define VGT_STRMOUT_BUFFER_OFFSET_1 0x28AEC

477

#define VGT_STRMOUT_BUFFER_OFFSET_2 0x28AFC

478

#define VGT_STRMOUT_BUFFER_OFFSET_3 0x28B0C

479

#define VGT_STRMOUT_EN 0x28AB0

480

#define VGT_VERTEX_REUSE_BLOCK_CNTL 0x28C58

481

#define VTX_REUSE_DEPTH_MASK 0x000000FF

482

#define VGT_EVENT_INITIATOR 0x28a90

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

483

# define CACHE_FLUSH_AND_INV_EVENT_TS (0x14 << 0)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

484

# define CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)

485

486

#define VM_CONTEXT0_CNTL 0x1410

487

#define ENABLE_CONTEXT (1 << 0)

488

#define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)

489

#define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)

490

#define VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490

491

#define VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14B0

492

#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574

493

#define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594

494

#define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15B4

495

#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1554

496

#define VM_CONTEXT0_REQUEST_RESPONSE 0x1470

497

#define REQUEST_TYPE(x) (((x) & 0xf) << 0)

498

#define RESPONSE_TYPE_MASK 0x000000F0

499

#define RESPONSE_TYPE_SHIFT 4

500

#define VM_L2_CNTL 0x1400

501

#define ENABLE_L2_CACHE (1 << 0)

502

#define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)

503

#define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)

504

#define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 13)

505

#define VM_L2_CNTL2 0x1404

506

#define INVALIDATE_ALL_L1_TLBS (1 << 0)

507

#define INVALIDATE_L2_CACHE (1 << 1)

508

#define VM_L2_CNTL3 0x1408

509

#define BANK_SELECT_0(x) (((x) & 0x1f) << 0)

510

#define BANK_SELECT_1(x) (((x) & 0x1f) << 5)

511

#define L2_CACHE_UPDATE_MODE(x) (((x) & 3) << 10)

512

#define VM_L2_STATUS 0x140C

513

#define L2_BUSY (1 << 0)

514

515

#define WAIT_UNTIL 0x8040

516

#define WAIT_2D_IDLE_bit (1 << 14)

517

#define WAIT_3D_IDLE_bit (1 << 15)

518

#define WAIT_2D_IDLECLEAN_bit (1 << 16)

519

#define WAIT_3D_IDLECLEAN_bit (1 << 17)

520

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

521

#define IH_RB_CNTL 0x3e00

522

# define IH_RB_ENABLE (1 << 0)

523

# define IH_IB_SIZE(x) ((x) << 1) /* log2 */

524

# define IH_RB_FULL_DRAIN_ENABLE (1 << 6)

525

# define IH_WPTR_WRITEBACK_ENABLE (1 << 8)

526

# define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */

527

# define IH_WPTR_OVERFLOW_ENABLE (1 << 16)

528

# define IH_WPTR_OVERFLOW_CLEAR (1 << 31)

529

#define IH_RB_BASE 0x3e04

530

#define IH_RB_RPTR 0x3e08

531

#define IH_RB_WPTR 0x3e0c

532

# define RB_OVERFLOW (1 << 0)

533

# define WPTR_OFFSET_MASK 0x3fffc

534

#define IH_RB_WPTR_ADDR_HI 0x3e10

535

#define IH_RB_WPTR_ADDR_LO 0x3e14

536

#define IH_CNTL 0x3e18

537

# define ENABLE_INTR (1 << 0)

538

# define IH_MC_SWAP(x) ((x) << 2)

539

# define IH_MC_SWAP_NONE 0

540

# define IH_MC_SWAP_16BIT 1

541

# define IH_MC_SWAP_32BIT 2

542

# define IH_MC_SWAP_64BIT 3

543

# define RPTR_REARM (1 << 4)

544

# define MC_WRREQ_CREDIT(x) ((x) << 15)

545

# define MC_WR_CLEAN_CNT(x) ((x) << 20)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

546

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

547

#define RLC_CNTL 0x3f00

548

# define RLC_ENABLE (1 << 0)

549

#define RLC_HB_BASE 0x3f10

550

#define RLC_HB_CNTL 0x3f0c

551

#define RLC_HB_RPTR 0x3f20

552

#define RLC_HB_WPTR 0x3f1c

553

#define RLC_HB_WPTR_LSB_ADDR 0x3f14

554

#define RLC_HB_WPTR_MSB_ADDR 0x3f18

555

#define RLC_MC_CNTL 0x3f44

556

#define RLC_UCODE_CNTL 0x3f48

557

#define RLC_UCODE_ADDR 0x3f2c

558

#define RLC_UCODE_DATA 0x3f30

559

560

#define SRBM_SOFT_RESET 0xe60

561

# define SOFT_RESET_RLC (1 << 13)

562

563

#define CP_INT_CNTL 0xc124

564

# define CNTX_BUSY_INT_ENABLE (1 << 19)

565

# define CNTX_EMPTY_INT_ENABLE (1 << 20)

566

# define SCRATCH_INT_ENABLE (1 << 25)

567

# define TIME_STAMP_INT_ENABLE (1 << 26)

568

# define IB2_INT_ENABLE (1 << 29)

569

# define IB1_INT_ENABLE (1 << 30)

570

# define RB_INT_ENABLE (1 << 31)

571

#define CP_INT_STATUS 0xc128

572

# define SCRATCH_INT_STAT (1 << 25)

573

# define TIME_STAMP_INT_STAT (1 << 26)

574

# define IB2_INT_STAT (1 << 29)

575

# define IB1_INT_STAT (1 << 30)

576

# define RB_INT_STAT (1 << 31)

577

578

#define GRBM_INT_CNTL 0x8060

579

# define RDERR_INT_ENABLE (1 << 0)

580

# define WAIT_COUNT_TIMEOUT_INT_ENABLE (1 << 1)

581

# define GUI_IDLE_INT_ENABLE (1 << 19)

582

583

#define INTERRUPT_CNTL 0x5468

584

# define IH_DUMMY_RD_OVERRIDE (1 << 0)

585

# define IH_DUMMY_RD_EN (1 << 1)

586

# define IH_REQ_NONSNOOP_EN (1 << 3)

587

# define GEN_IH_INT_EN (1 << 8)

588

#define INTERRUPT_CNTL2 0x546c

589

590

#define D1MODE_VBLANK_STATUS 0x6534

591

#define D2MODE_VBLANK_STATUS 0x6d34

592

# define DxMODE_VBLANK_OCCURRED (1 << 0)

593

# define DxMODE_VBLANK_ACK (1 << 4)

594

# define DxMODE_VBLANK_STAT (1 << 12)

595

# define DxMODE_VBLANK_INTERRUPT (1 << 16)

596

# define DxMODE_VBLANK_INTERRUPT_TYPE (1 << 17)

597

#define D1MODE_VLINE_STATUS 0x653c

598

#define D2MODE_VLINE_STATUS 0x6d3c

599

# define DxMODE_VLINE_OCCURRED (1 << 0)

600

# define DxMODE_VLINE_ACK (1 << 4)

601

# define DxMODE_VLINE_STAT (1 << 12)

602

# define DxMODE_VLINE_INTERRUPT (1 << 16)

603

# define DxMODE_VLINE_INTERRUPT_TYPE (1 << 17)

604

#define DxMODE_INT_MASK 0x6540

605

# define D1MODE_VBLANK_INT_MASK (1 << 0)

606

# define D1MODE_VLINE_INT_MASK (1 << 4)

607

# define D2MODE_VBLANK_INT_MASK (1 << 8)

608

# define D2MODE_VLINE_INT_MASK (1 << 12)

609

#define DCE3_DISP_INTERRUPT_STATUS 0x7ddc

610

# define DC_HPD1_INTERRUPT (1 << 18)

611

# define DC_HPD2_INTERRUPT (1 << 19)

612

#define DISP_INTERRUPT_STATUS 0x7edc

613

# define LB_D1_VLINE_INTERRUPT (1 << 2)

614

# define LB_D2_VLINE_INTERRUPT (1 << 3)

615

# define LB_D1_VBLANK_INTERRUPT (1 << 4)

616

# define LB_D2_VBLANK_INTERRUPT (1 << 5)

617

# define DACA_AUTODETECT_INTERRUPT (1 << 16)

618

# define DACB_AUTODETECT_INTERRUPT (1 << 17)

619

# define DC_HOT_PLUG_DETECT1_INTERRUPT (1 << 18)

620

# define DC_HOT_PLUG_DETECT2_INTERRUPT (1 << 19)

621

# define DC_I2C_SW_DONE_INTERRUPT (1 << 20)

622

# define DC_I2C_HW_DONE_INTERRUPT (1 << 21)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

623

#define DISP_INTERRUPT_STATUS_CONTINUE 0x7ee8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

624

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE 0x7de8

625

# define DC_HPD4_INTERRUPT (1 << 14)

626

# define DC_HPD4_RX_INTERRUPT (1 << 15)

627

# define DC_HPD3_INTERRUPT (1 << 28)

628

# define DC_HPD1_RX_INTERRUPT (1 << 29)

629

# define DC_HPD2_RX_INTERRUPT (1 << 30)

630

#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE2 0x7dec

631

# define DC_HPD3_RX_INTERRUPT (1 << 0)

632

# define DIGA_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 1)

633

# define DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 2)

634

# define DIGB_DP_VID_STREAM_DISABLE_INTERRUPT (1 << 3)

635

# define DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT (1 << 4)

636

# define AUX1_SW_DONE_INTERRUPT (1 << 5)

637

# define AUX1_LS_DONE_INTERRUPT (1 << 6)

638

# define AUX2_SW_DONE_INTERRUPT (1 << 7)

639

# define AUX2_LS_DONE_INTERRUPT (1 << 8)

640

# define AUX3_SW_DONE_INTERRUPT (1 << 9)

641

# define AUX3_LS_DONE_INTERRUPT (1 << 10)

642

# define AUX4_SW_DONE_INTERRUPT (1 << 11)

643

# define AUX4_LS_DONE_INTERRUPT (1 << 12)

644

# define DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 13)

645

# define DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT (1 << 14)

646

/* DCE 3.2 */

647

# define AUX5_SW_DONE_INTERRUPT (1 << 15)

648

# define AUX5_LS_DONE_INTERRUPT (1 << 16)

649

# define AUX6_SW_DONE_INTERRUPT (1 << 17)

650

# define AUX6_LS_DONE_INTERRUPT (1 << 18)

651

# define DC_HPD5_INTERRUPT (1 << 19)

652

# define DC_HPD5_RX_INTERRUPT (1 << 20)

653

# define DC_HPD6_INTERRUPT (1 << 21)

654

# define DC_HPD6_RX_INTERRUPT (1 << 22)

655

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

656

#define DACA_AUTO_DETECT_CONTROL 0x7828

657

#define DACB_AUTO_DETECT_CONTROL 0x7a28

658

#define DCE3_DACA_AUTO_DETECT_CONTROL 0x7028

659

#define DCE3_DACB_AUTO_DETECT_CONTROL 0x7128

660

# define DACx_AUTODETECT_MODE(x) ((x) << 0)

661

# define DACx_AUTODETECT_MODE_NONE 0

662

# define DACx_AUTODETECT_MODE_CONNECT 1

663

# define DACx_AUTODETECT_MODE_DISCONNECT 2

664

# define DACx_AUTODETECT_FRAME_TIME_COUNTER(x) ((x) << 8)

665

/* bit 18 = R/C, 17 = G/Y, 16 = B/Comp */

666

# define DACx_AUTODETECT_CHECK_MASK(x) ((x) << 16)

667

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

668

#define DCE3_DACA_AUTODETECT_INT_CONTROL 0x7038

669

#define DCE3_DACB_AUTODETECT_INT_CONTROL 0x7138

670

#define DACA_AUTODETECT_INT_CONTROL 0x7838

671

#define DACB_AUTODETECT_INT_CONTROL 0x7a38

672

# define DACx_AUTODETECT_ACK (1 << 0)

673

# define DACx_AUTODETECT_INT_ENABLE (1 << 16)

674

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

675

#define DC_HOT_PLUG_DETECT1_CONTROL 0x7d00

676

#define DC_HOT_PLUG_DETECT2_CONTROL 0x7d10

677

#define DC_HOT_PLUG_DETECT3_CONTROL 0x7d24

678

# define DC_HOT_PLUG_DETECTx_EN (1 << 0)

679

680

#define DC_HOT_PLUG_DETECT1_INT_STATUS 0x7d04

681

#define DC_HOT_PLUG_DETECT2_INT_STATUS 0x7d14

682

#define DC_HOT_PLUG_DETECT3_INT_STATUS 0x7d28

683

# define DC_HOT_PLUG_DETECTx_INT_STATUS (1 << 0)

684

# define DC_HOT_PLUG_DETECTx_SENSE (1 << 1)

685

686

/* DCE 3.0 */

687

#define DC_HPD1_INT_STATUS 0x7d00

688

#define DC_HPD2_INT_STATUS 0x7d0c

689

#define DC_HPD3_INT_STATUS 0x7d18

690

#define DC_HPD4_INT_STATUS 0x7d24

691

/* DCE 3.2 */

692

#define DC_HPD5_INT_STATUS 0x7dc0

693

#define DC_HPD6_INT_STATUS 0x7df4

694

# define DC_HPDx_INT_STATUS (1 << 0)

695

# define DC_HPDx_SENSE (1 << 1)

696

# define DC_HPDx_RX_INT_STATUS (1 << 8)

697

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

698

#define DC_HOT_PLUG_DETECT1_INT_CONTROL 0x7d08

699

#define DC_HOT_PLUG_DETECT2_INT_CONTROL 0x7d18

700

#define DC_HOT_PLUG_DETECT3_INT_CONTROL 0x7d2c

701

# define DC_HOT_PLUG_DETECTx_INT_ACK (1 << 0)

702

# define DC_HOT_PLUG_DETECTx_INT_POLARITY (1 << 8)

703

# define DC_HOT_PLUG_DETECTx_INT_EN (1 << 16)

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

704

/* DCE 3.0 */

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

705

#define DC_HPD1_INT_CONTROL 0x7d04

706

#define DC_HPD2_INT_CONTROL 0x7d10

707

#define DC_HPD3_INT_CONTROL 0x7d1c

708

#define DC_HPD4_INT_CONTROL 0x7d28

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

709

/* DCE 3.2 */

710

#define DC_HPD5_INT_CONTROL 0x7dc4

711

#define DC_HPD6_INT_CONTROL 0x7df8

Alex Deucher

2009-12-01 13:43:46 -0500

[diff] [blame]

712

# define DC_HPDx_INT_ACK (1 << 0)

713

# define DC_HPDx_INT_POLARITY (1 << 8)

714

# define DC_HPDx_INT_EN (1 << 16)

715

# define DC_HPDx_RX_INT_ACK (1 << 20)

716

# define DC_HPDx_RX_INT_EN (1 << 24)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

717

Alex Deucher

2009-12-03 13:08:53 -0500

[diff] [blame]

718

/* DCE 3.0 */

719

#define DC_HPD1_CONTROL 0x7d08

720

#define DC_HPD2_CONTROL 0x7d14

721

#define DC_HPD3_CONTROL 0x7d20

722

#define DC_HPD4_CONTROL 0x7d2c

723

/* DCE 3.2 */

724

#define DC_HPD5_CONTROL 0x7dc8

725

#define DC_HPD6_CONTROL 0x7dfc

726

# define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0)

727

# define DC_HPDx_RX_INT_TIMER(x) ((x) << 16)

728

/* DCE 3.2 */

729

# define DC_HPDx_EN (1 << 28)

730

Alex Deucher

6f34be5

2010-11-21 10:59:01 -0500

[diff] [blame]

731

#define D1GRPH_INTERRUPT_STATUS 0x6158

732

#define D2GRPH_INTERRUPT_STATUS 0x6958

733

# define DxGRPH_PFLIP_INT_OCCURRED (1 << 0)

734

# define DxGRPH_PFLIP_INT_CLEAR (1 << 8)

735

#define D1GRPH_INTERRUPT_CONTROL 0x615c

736

#define D2GRPH_INTERRUPT_CONTROL 0x695c

737

# define DxGRPH_PFLIP_INT_MASK (1 << 0)

738

# define DxGRPH_PFLIP_INT_TYPE (1 << 8)

739

Alex Deucher

9e46a48

2011-01-06 18:49:35 -0500

[diff] [blame]

740

/* PCIE link stuff */

741

#define PCIE_LC_TRAINING_CNTL 0xa1 /* PCIE_P */

742

# define LC_POINT_7_PLUS_EN (1 << 6)

743

#define PCIE_LC_LINK_WIDTH_CNTL 0xa2 /* PCIE_P */

744

# define LC_LINK_WIDTH_SHIFT 0

745

# define LC_LINK_WIDTH_MASK 0x7

746

# define LC_LINK_WIDTH_X0 0

747

# define LC_LINK_WIDTH_X1 1

748

# define LC_LINK_WIDTH_X2 2

749

# define LC_LINK_WIDTH_X4 3

750

# define LC_LINK_WIDTH_X8 4

751

# define LC_LINK_WIDTH_X16 6

752

# define LC_LINK_WIDTH_RD_SHIFT 4

753

# define LC_LINK_WIDTH_RD_MASK 0x70

754

# define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7)

755

# define LC_RECONFIG_NOW (1 << 8)

756

# define LC_RENEGOTIATION_SUPPORT (1 << 9)

757

# define LC_RENEGOTIATE_EN (1 << 10)

758

# define LC_SHORT_RECONFIG_EN (1 << 11)

759

# define LC_UPCONFIGURE_SUPPORT (1 << 12)

760

# define LC_UPCONFIGURE_DIS (1 << 13)

761

#define PCIE_LC_SPEED_CNTL 0xa4 /* PCIE_P */

762

# define LC_GEN2_EN_STRAP (1 << 0)

763

# define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 1)

764

# define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 5)

765

# define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 6)

766

# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 8)

767

# define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 3

768

# define LC_CURRENT_DATA_RATE (1 << 11)

769

# define LC_VOLTAGE_TIMER_SEL_MASK (0xf << 14)

770

# define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 21)

771

# define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 23)

772

# define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 24)

773

#define MM_CFGREGS_CNTL 0x544c

774

# define MM_WR_TO_CFG_EN (1 << 3)

775

#define LINK_CNTL2 0x88 /* F0 */

776

# define TARGET_LINK_SPEED_MASK (0xf << 0)

777

# define SELECTABLE_DEEMPHASIS (1 << 6)

778

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

/*

* PM4

*/

#define PACKET_TYPE0 0

783

#define PACKET_TYPE1 1

784

#define PACKET_TYPE2 2

785

#define PACKET_TYPE3 3

786

787

#define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)

788

#define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)

789

#define CP_PACKET0_GET_REG(h) (((h) & 0xFFFF) << 2)

790

#define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)

791

#define PACKET0(reg, n) ((PACKET_TYPE0 << 30) | \

792

(((reg) >> 2) & 0xFFFF) | \

793

((n) & 0x3FFF) << 16)

794

#define PACKET3(op, n) ((PACKET_TYPE3 << 30) | \

795

(((op) & 0xFF) << 8) | \

796

((n) & 0x3FFF) << 16)

797

798

/* Packet 3 types */

799

#define PACKET3_NOP 0x10

800

#define PACKET3_INDIRECT_BUFFER_END 0x17

801

#define PACKET3_SET_PREDICATION 0x20

802

#define PACKET3_REG_RMW 0x21

803

#define PACKET3_COND_EXEC 0x22

804

#define PACKET3_PRED_EXEC 0x23

805

#define PACKET3_START_3D_CMDBUF 0x24

806

#define PACKET3_DRAW_INDEX_2 0x27

807

#define PACKET3_CONTEXT_CONTROL 0x28

808

#define PACKET3_DRAW_INDEX_IMMD_BE 0x29

809

#define PACKET3_INDEX_TYPE 0x2A

810

#define PACKET3_DRAW_INDEX 0x2B

811

#define PACKET3_DRAW_INDEX_AUTO 0x2D

812

#define PACKET3_DRAW_INDEX_IMMD 0x2E

813

#define PACKET3_NUM_INSTANCES 0x2F

814

#define PACKET3_STRMOUT_BUFFER_UPDATE 0x34

815

#define PACKET3_INDIRECT_BUFFER_MP 0x38

816

#define PACKET3_MEM_SEMAPHORE 0x39

817

#define PACKET3_MPEG_INDEX 0x3A

818

#define PACKET3_WAIT_REG_MEM 0x3C

819

#define PACKET3_MEM_WRITE 0x3D

820

#define PACKET3_INDIRECT_BUFFER 0x32

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

821

#define PACKET3_SURFACE_SYNC 0x43

822

# define PACKET3_CB0_DEST_BASE_ENA (1 << 6)

823

# define PACKET3_TC_ACTION_ENA (1 << 23)

824

# define PACKET3_VC_ACTION_ENA (1 << 24)

825

# define PACKET3_CB_ACTION_ENA (1 << 25)

826

# define PACKET3_DB_ACTION_ENA (1 << 26)

827

# define PACKET3_SH_ACTION_ENA (1 << 27)

828

# define PACKET3_SMX_ACTION_ENA (1 << 28)

829

#define PACKET3_ME_INITIALIZE 0x44

830

#define PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)

831

#define PACKET3_COND_WRITE 0x45

832

#define PACKET3_EVENT_WRITE 0x46

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

833

#define EVENT_TYPE(x) ((x) << 0)

834

#define EVENT_INDEX(x) ((x) << 8)

835

/* 0 - any non-TS event

836

* 1 - ZPASS_DONE

837

* 2 - SAMPLE_PIPELINESTAT

838

* 3 - SAMPLE_STREAMOUTSTAT*

839

* 4 - *S_PARTIAL_FLUSH

840

* 5 - TS events

841

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

842

#define PACKET3_EVENT_WRITE_EOP 0x47

Alex Deucher

d0f8a85

2010-09-04 05:04:34 -0400

[diff] [blame]

843

#define DATA_SEL(x) ((x) << 29)

844

/* 0 - discard

845

* 1 - send low 32bit data

846

* 2 - send 64bit data

847

* 3 - send 64bit counter value

848

*/

849

#define INT_SEL(x) ((x) << 24)

850

/* 0 - none

851

* 1 - interrupt only (DATA_SEL = 0)

852

* 2 - interrupt when data write is confirmed

853

*/

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

854

#define PACKET3_ONE_REG_WRITE 0x57

855

#define PACKET3_SET_CONFIG_REG 0x68

856

#define PACKET3_SET_CONFIG_REG_OFFSET 0x00008000

857

#define PACKET3_SET_CONFIG_REG_END 0x0000ac00

858

#define PACKET3_SET_CONTEXT_REG 0x69

859

#define PACKET3_SET_CONTEXT_REG_OFFSET 0x00028000

860

#define PACKET3_SET_CONTEXT_REG_END 0x00029000

861

#define PACKET3_SET_ALU_CONST 0x6A

862

#define PACKET3_SET_ALU_CONST_OFFSET 0x00030000

863

#define PACKET3_SET_ALU_CONST_END 0x00032000

864

#define PACKET3_SET_BOOL_CONST 0x6B

865

#define PACKET3_SET_BOOL_CONST_OFFSET 0x0003e380

866

#define PACKET3_SET_BOOL_CONST_END 0x00040000

867

#define PACKET3_SET_LOOP_CONST 0x6C

868

#define PACKET3_SET_LOOP_CONST_OFFSET 0x0003e200

869

#define PACKET3_SET_LOOP_CONST_END 0x0003e380

870

#define PACKET3_SET_RESOURCE 0x6D

871

#define PACKET3_SET_RESOURCE_OFFSET 0x00038000

872

#define PACKET3_SET_RESOURCE_END 0x0003c000

873

#define PACKET3_SET_SAMPLER 0x6E

874

#define PACKET3_SET_SAMPLER_OFFSET 0x0003c000

875

#define PACKET3_SET_SAMPLER_END 0x0003cff0

876

#define PACKET3_SET_CTL_CONST 0x6F

877

#define PACKET3_SET_CTL_CONST_OFFSET 0x0003cff0

878

#define PACKET3_SET_CTL_CONST_END 0x0003e200

879

#define PACKET3_SURFACE_BASE_UPDATE 0x73

880

881

882

#define R_008020_GRBM_SOFT_RESET 0x8020

883

#define S_008020_SOFT_RESET_CP(x) (((x) & 1) << 0)

884

#define S_008020_SOFT_RESET_CB(x) (((x) & 1) << 1)

885

#define S_008020_SOFT_RESET_CR(x) (((x) & 1) << 2)

886

#define S_008020_SOFT_RESET_DB(x) (((x) & 1) << 3)

887

#define S_008020_SOFT_RESET_PA(x) (((x) & 1) << 5)

888

#define S_008020_SOFT_RESET_SC(x) (((x) & 1) << 6)

889

#define S_008020_SOFT_RESET_SMX(x) (((x) & 1) << 7)

890

#define S_008020_SOFT_RESET_SPI(x) (((x) & 1) << 8)

891

#define S_008020_SOFT_RESET_SH(x) (((x) & 1) << 9)

892

#define S_008020_SOFT_RESET_SX(x) (((x) & 1) << 10)

893

#define S_008020_SOFT_RESET_TC(x) (((x) & 1) << 11)

894

#define S_008020_SOFT_RESET_TA(x) (((x) & 1) << 12)

895

#define S_008020_SOFT_RESET_VC(x) (((x) & 1) << 13)

896

#define S_008020_SOFT_RESET_VGT(x) (((x) & 1) << 14)

897

#define R_008010_GRBM_STATUS 0x8010

898

#define S_008010_CMDFIFO_AVAIL(x) (((x) & 0x1F) << 0)

899

#define S_008010_CP_RQ_PENDING(x) (((x) & 1) << 6)

900

#define S_008010_CF_RQ_PENDING(x) (((x) & 1) << 7)

901

#define S_008010_PF_RQ_PENDING(x) (((x) & 1) << 8)

902

#define S_008010_GRBM_EE_BUSY(x) (((x) & 1) << 10)

903

#define S_008010_VC_BUSY(x) (((x) & 1) << 11)

904

#define S_008010_DB03_CLEAN(x) (((x) & 1) << 12)

905

#define S_008010_CB03_CLEAN(x) (((x) & 1) << 13)

906

#define S_008010_VGT_BUSY_NO_DMA(x) (((x) & 1) << 16)

907

#define S_008010_VGT_BUSY(x) (((x) & 1) << 17)

908

#define S_008010_TA03_BUSY(x) (((x) & 1) << 18)

909

#define S_008010_TC_BUSY(x) (((x) & 1) << 19)

910

#define S_008010_SX_BUSY(x) (((x) & 1) << 20)

911

#define S_008010_SH_BUSY(x) (((x) & 1) << 21)

912

#define S_008010_SPI03_BUSY(x) (((x) & 1) << 22)

913

#define S_008010_SMX_BUSY(x) (((x) & 1) << 23)

914

#define S_008010_SC_BUSY(x) (((x) & 1) << 24)

915

#define S_008010_PA_BUSY(x) (((x) & 1) << 25)

916

#define S_008010_DB03_BUSY(x) (((x) & 1) << 26)

917

#define S_008010_CR_BUSY(x) (((x) & 1) << 27)

918

#define S_008010_CP_COHERENCY_BUSY(x) (((x) & 1) << 28)

919

#define S_008010_CP_BUSY(x) (((x) & 1) << 29)

920

#define S_008010_CB03_BUSY(x) (((x) & 1) << 30)

921

#define S_008010_GUI_ACTIVE(x) (((x) & 1) << 31)

922

#define G_008010_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x1F)

923

#define G_008010_CP_RQ_PENDING(x) (((x) >> 6) & 1)

924

#define G_008010_CF_RQ_PENDING(x) (((x) >> 7) & 1)

925

#define G_008010_PF_RQ_PENDING(x) (((x) >> 8) & 1)

926

#define G_008010_GRBM_EE_BUSY(x) (((x) >> 10) & 1)

927

#define G_008010_VC_BUSY(x) (((x) >> 11) & 1)

928

#define G_008010_DB03_CLEAN(x) (((x) >> 12) & 1)

929

#define G_008010_CB03_CLEAN(x) (((x) >> 13) & 1)

930

#define G_008010_VGT_BUSY_NO_DMA(x) (((x) >> 16) & 1)

931

#define G_008010_VGT_BUSY(x) (((x) >> 17) & 1)

932

#define G_008010_TA03_BUSY(x) (((x) >> 18) & 1)

933

#define G_008010_TC_BUSY(x) (((x) >> 19) & 1)

934

#define G_008010_SX_BUSY(x) (((x) >> 20) & 1)

935

#define G_008010_SH_BUSY(x) (((x) >> 21) & 1)

936

#define G_008010_SPI03_BUSY(x) (((x) >> 22) & 1)

937

#define G_008010_SMX_BUSY(x) (((x) >> 23) & 1)

938

#define G_008010_SC_BUSY(x) (((x) >> 24) & 1)

939

#define G_008010_PA_BUSY(x) (((x) >> 25) & 1)

940

#define G_008010_DB03_BUSY(x) (((x) >> 26) & 1)

941

#define G_008010_CR_BUSY(x) (((x) >> 27) & 1)

942

#define G_008010_CP_COHERENCY_BUSY(x) (((x) >> 28) & 1)

943

#define G_008010_CP_BUSY(x) (((x) >> 29) & 1)

944

#define G_008010_CB03_BUSY(x) (((x) >> 30) & 1)

945

#define G_008010_GUI_ACTIVE(x) (((x) >> 31) & 1)

946

#define R_008014_GRBM_STATUS2 0x8014

947

#define S_008014_CR_CLEAN(x) (((x) & 1) << 0)

948

#define S_008014_SMX_CLEAN(x) (((x) & 1) << 1)

949

#define S_008014_SPI0_BUSY(x) (((x) & 1) << 8)

950

#define S_008014_SPI1_BUSY(x) (((x) & 1) << 9)

951

#define S_008014_SPI2_BUSY(x) (((x) & 1) << 10)

952

#define S_008014_SPI3_BUSY(x) (((x) & 1) << 11)

953

#define S_008014_TA0_BUSY(x) (((x) & 1) << 12)

954

#define S_008014_TA1_BUSY(x) (((x) & 1) << 13)

955

#define S_008014_TA2_BUSY(x) (((x) & 1) << 14)

956

#define S_008014_TA3_BUSY(x) (((x) & 1) << 15)

957

#define S_008014_DB0_BUSY(x) (((x) & 1) << 16)

958

#define S_008014_DB1_BUSY(x) (((x) & 1) << 17)

959

#define S_008014_DB2_BUSY(x) (((x) & 1) << 18)

960

#define S_008014_DB3_BUSY(x) (((x) & 1) << 19)

961

#define S_008014_CB0_BUSY(x) (((x) & 1) << 20)

962

#define S_008014_CB1_BUSY(x) (((x) & 1) << 21)

963

#define S_008014_CB2_BUSY(x) (((x) & 1) << 22)

964

#define S_008014_CB3_BUSY(x) (((x) & 1) << 23)

965

#define G_008014_CR_CLEAN(x) (((x) >> 0) & 1)

966

#define G_008014_SMX_CLEAN(x) (((x) >> 1) & 1)

967

#define G_008014_SPI0_BUSY(x) (((x) >> 8) & 1)

968

#define G_008014_SPI1_BUSY(x) (((x) >> 9) & 1)

969

#define G_008014_SPI2_BUSY(x) (((x) >> 10) & 1)

970

#define G_008014_SPI3_BUSY(x) (((x) >> 11) & 1)

971

#define G_008014_TA0_BUSY(x) (((x) >> 12) & 1)

972

#define G_008014_TA1_BUSY(x) (((x) >> 13) & 1)

973

#define G_008014_TA2_BUSY(x) (((x) >> 14) & 1)

974

#define G_008014_TA3_BUSY(x) (((x) >> 15) & 1)

975

#define G_008014_DB0_BUSY(x) (((x) >> 16) & 1)

976

#define G_008014_DB1_BUSY(x) (((x) >> 17) & 1)

977

#define G_008014_DB2_BUSY(x) (((x) >> 18) & 1)

978

#define G_008014_DB3_BUSY(x) (((x) >> 19) & 1)

979

#define G_008014_CB0_BUSY(x) (((x) >> 20) & 1)

980

#define G_008014_CB1_BUSY(x) (((x) >> 21) & 1)

981

#define G_008014_CB2_BUSY(x) (((x) >> 22) & 1)

982

#define G_008014_CB3_BUSY(x) (((x) >> 23) & 1)

983

#define R_000E50_SRBM_STATUS 0x0E50

984

#define G_000E50_RLC_RQ_PENDING(x) (((x) >> 3) & 1)

985

#define G_000E50_RCU_RQ_PENDING(x) (((x) >> 4) & 1)

986

#define G_000E50_GRBM_RQ_PENDING(x) (((x) >> 5) & 1)

987

#define G_000E50_HI_RQ_PENDING(x) (((x) >> 6) & 1)

988

#define G_000E50_IO_EXTERN_SIGNAL(x) (((x) >> 7) & 1)

989

#define G_000E50_VMC_BUSY(x) (((x) >> 8) & 1)

990

#define G_000E50_MCB_BUSY(x) (((x) >> 9) & 1)

991

#define G_000E50_MCDZ_BUSY(x) (((x) >> 10) & 1)

992

#define G_000E50_MCDY_BUSY(x) (((x) >> 11) & 1)

993

#define G_000E50_MCDX_BUSY(x) (((x) >> 12) & 1)

994

#define G_000E50_MCDW_BUSY(x) (((x) >> 13) & 1)

995

#define G_000E50_SEM_BUSY(x) (((x) >> 14) & 1)

996

#define G_000E50_RLC_BUSY(x) (((x) >> 15) & 1)

Jerome Glisse

1a029b7

2009-10-06 19:04:30 +0200

[diff] [blame]

997

#define G_000E50_BIF_BUSY(x) (((x) >> 29) & 1)

Jerome Glisse

2009-09-08 10:10:24 +1000

[diff] [blame]

998

#define R_000E60_SRBM_SOFT_RESET 0x0E60

999

#define S_000E60_SOFT_RESET_BIF(x) (((x) & 1) << 1)

1000

#define S_000E60_SOFT_RESET_CG(x) (((x) & 1) << 2)

1001

#define S_000E60_SOFT_RESET_CMC(x) (((x) & 1) << 3)

1002

#define S_000E60_SOFT_RESET_CSC(x) (((x) & 1) << 4)

1003

#define S_000E60_SOFT_RESET_DC(x) (((x) & 1) << 5)

1004

#define S_000E60_SOFT_RESET_GRBM(x) (((x) & 1) << 8)

1005

#define S_000E60_SOFT_RESET_HDP(x) (((x) & 1) << 9)

1006

#define S_000E60_SOFT_RESET_IH(x) (((x) & 1) << 10)

1007

#define S_000E60_SOFT_RESET_MC(x) (((x) & 1) << 11)

1008

#define S_000E60_SOFT_RESET_RLC(x) (((x) & 1) << 13)

1009

#define S_000E60_SOFT_RESET_ROM(x) (((x) & 1) << 14)

1010

#define S_000E60_SOFT_RESET_SEM(x) (((x) & 1) << 15)

1011

#define S_000E60_SOFT_RESET_TSC(x) (((x) & 1) << 16)

1012

#define S_000E60_SOFT_RESET_VMC(x) (((x) & 1) << 17)

1013

Dave Airlie

23956df

2009-11-23 12:01:09 +1000

[diff] [blame]

1014

#define R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1015

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1016

#define R_028C04_PA_SC_AA_CONFIG 0x028C04

1017

#define S_028C04_MSAA_NUM_SAMPLES(x) (((x) & 0x3) << 0)

1018

#define G_028C04_MSAA_NUM_SAMPLES(x) (((x) >> 0) & 0x3)

1019

#define C_028C04_MSAA_NUM_SAMPLES 0xFFFFFFFC

1020

#define S_028C04_AA_MASK_CENTROID_DTMN(x) (((x) & 0x1) << 4)

1021

#define G_028C04_AA_MASK_CENTROID_DTMN(x) (((x) >> 4) & 0x1)

1022

#define C_028C04_AA_MASK_CENTROID_DTMN 0xFFFFFFEF

1023

#define S_028C04_MAX_SAMPLE_DIST(x) (((x) & 0xF) << 13)

1024

#define G_028C04_MAX_SAMPLE_DIST(x) (((x) >> 13) & 0xF)

1025

#define C_028C04_MAX_SAMPLE_DIST 0xFFFE1FFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1026

#define R_0280E0_CB_COLOR0_FRAG 0x0280E0

1027

#define S_0280E0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

1028

#define G_0280E0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

1029

#define C_0280E0_BASE_256B 0x00000000

1030

#define R_0280E4_CB_COLOR1_FRAG 0x0280E4

1031

#define R_0280E8_CB_COLOR2_FRAG 0x0280E8

1032

#define R_0280EC_CB_COLOR3_FRAG 0x0280EC

1033

#define R_0280F0_CB_COLOR4_FRAG 0x0280F0

1034

#define R_0280F4_CB_COLOR5_FRAG 0x0280F4

1035

#define R_0280F8_CB_COLOR6_FRAG 0x0280F8

1036

#define R_0280FC_CB_COLOR7_FRAG 0x0280FC

1037

#define R_0280C0_CB_COLOR0_TILE 0x0280C0

1038

#define S_0280C0_BASE_256B(x) (((x) & 0xFFFFFFFF) << 0)

1039

#define G_0280C0_BASE_256B(x) (((x) >> 0) & 0xFFFFFFFF)

1040

#define C_0280C0_BASE_256B 0x00000000

1041

#define R_0280C4_CB_COLOR1_TILE 0x0280C4

1042

#define R_0280C8_CB_COLOR2_TILE 0x0280C8

1043

#define R_0280CC_CB_COLOR3_TILE 0x0280CC

1044

#define R_0280D0_CB_COLOR4_TILE 0x0280D0

1045

#define R_0280D4_CB_COLOR5_TILE 0x0280D4

1046

#define R_0280D8_CB_COLOR6_TILE 0x0280D8

1047

#define R_0280DC_CB_COLOR7_TILE 0x0280DC

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1048

#define R_0280A0_CB_COLOR0_INFO 0x0280A0

1049

#define S_0280A0_ENDIAN(x) (((x) & 0x3) << 0)

1050

#define G_0280A0_ENDIAN(x) (((x) >> 0) & 0x3)

1051

#define C_0280A0_ENDIAN 0xFFFFFFFC

1052

#define S_0280A0_FORMAT(x) (((x) & 0x3F) << 2)

1053

#define G_0280A0_FORMAT(x) (((x) >> 2) & 0x3F)

1054

#define C_0280A0_FORMAT 0xFFFFFF03

1055

#define V_0280A0_COLOR_INVALID 0x00000000

1056

#define V_0280A0_COLOR_8 0x00000001

1057

#define V_0280A0_COLOR_4_4 0x00000002

1058

#define V_0280A0_COLOR_3_3_2 0x00000003

1059

#define V_0280A0_COLOR_16 0x00000005

1060

#define V_0280A0_COLOR_16_FLOAT 0x00000006

1061

#define V_0280A0_COLOR_8_8 0x00000007

1062

#define V_0280A0_COLOR_5_6_5 0x00000008

1063

#define V_0280A0_COLOR_6_5_5 0x00000009

1064

#define V_0280A0_COLOR_1_5_5_5 0x0000000A

1065

#define V_0280A0_COLOR_4_4_4_4 0x0000000B

1066

#define V_0280A0_COLOR_5_5_5_1 0x0000000C

1067

#define V_0280A0_COLOR_32 0x0000000D

1068

#define V_0280A0_COLOR_32_FLOAT 0x0000000E

1069

#define V_0280A0_COLOR_16_16 0x0000000F

1070

#define V_0280A0_COLOR_16_16_FLOAT 0x00000010

1071

#define V_0280A0_COLOR_8_24 0x00000011

1072

#define V_0280A0_COLOR_8_24_FLOAT 0x00000012

1073

#define V_0280A0_COLOR_24_8 0x00000013

1074

#define V_0280A0_COLOR_24_8_FLOAT 0x00000014

1075

#define V_0280A0_COLOR_10_11_11 0x00000015

1076

#define V_0280A0_COLOR_10_11_11_FLOAT 0x00000016

1077

#define V_0280A0_COLOR_11_11_10 0x00000017

1078

#define V_0280A0_COLOR_11_11_10_FLOAT 0x00000018

1079

#define V_0280A0_COLOR_2_10_10_10 0x00000019

1080

#define V_0280A0_COLOR_8_8_8_8 0x0000001A

1081

#define V_0280A0_COLOR_10_10_10_2 0x0000001B

1082

#define V_0280A0_COLOR_X24_8_32_FLOAT 0x0000001C

1083

#define V_0280A0_COLOR_32_32 0x0000001D

1084

#define V_0280A0_COLOR_32_32_FLOAT 0x0000001E

1085

#define V_0280A0_COLOR_16_16_16_16 0x0000001F

1086

#define V_0280A0_COLOR_16_16_16_16_FLOAT 0x00000020

1087

#define V_0280A0_COLOR_32_32_32_32 0x00000022

1088

#define V_0280A0_COLOR_32_32_32_32_FLOAT 0x00000023

1089

#define S_0280A0_ARRAY_MODE(x) (((x) & 0xF) << 8)

1090

#define G_0280A0_ARRAY_MODE(x) (((x) >> 8) & 0xF)

1091

#define C_0280A0_ARRAY_MODE 0xFFFFF0FF

1092

#define V_0280A0_ARRAY_LINEAR_GENERAL 0x00000000

1093

#define V_0280A0_ARRAY_LINEAR_ALIGNED 0x00000001

1094

#define V_0280A0_ARRAY_1D_TILED_THIN1 0x00000002

1095

#define V_0280A0_ARRAY_2D_TILED_THIN1 0x00000004

1096

#define S_0280A0_NUMBER_TYPE(x) (((x) & 0x7) << 12)

1097

#define G_0280A0_NUMBER_TYPE(x) (((x) >> 12) & 0x7)

1098

#define C_0280A0_NUMBER_TYPE 0xFFFF8FFF

1099

#define S_0280A0_READ_SIZE(x) (((x) & 0x1) << 15)

1100

#define G_0280A0_READ_SIZE(x) (((x) >> 15) & 0x1)

1101

#define C_0280A0_READ_SIZE 0xFFFF7FFF

1102

#define S_0280A0_COMP_SWAP(x) (((x) & 0x3) << 16)

1103

#define G_0280A0_COMP_SWAP(x) (((x) >> 16) & 0x3)

1104

#define C_0280A0_COMP_SWAP 0xFFFCFFFF

1105

#define S_0280A0_TILE_MODE(x) (((x) & 0x3) << 18)

1106

#define G_0280A0_TILE_MODE(x) (((x) >> 18) & 0x3)

1107

#define C_0280A0_TILE_MODE 0xFFF3FFFF

1108

#define S_0280A0_BLEND_CLAMP(x) (((x) & 0x1) << 20)

1109

#define G_0280A0_BLEND_CLAMP(x) (((x) >> 20) & 0x1)

1110

#define C_0280A0_BLEND_CLAMP 0xFFEFFFFF

1111

#define S_0280A0_CLEAR_COLOR(x) (((x) & 0x1) << 21)

1112

#define G_0280A0_CLEAR_COLOR(x) (((x) >> 21) & 0x1)

1113

#define C_0280A0_CLEAR_COLOR 0xFFDFFFFF

1114

#define S_0280A0_BLEND_BYPASS(x) (((x) & 0x1) << 22)

1115

#define G_0280A0_BLEND_BYPASS(x) (((x) >> 22) & 0x1)

1116

#define C_0280A0_BLEND_BYPASS 0xFFBFFFFF

1117

#define S_0280A0_BLEND_FLOAT32(x) (((x) & 0x1) << 23)

1118

#define G_0280A0_BLEND_FLOAT32(x) (((x) >> 23) & 0x1)

1119

#define C_0280A0_BLEND_FLOAT32 0xFF7FFFFF

1120

#define S_0280A0_SIMPLE_FLOAT(x) (((x) & 0x1) << 24)

1121

#define G_0280A0_SIMPLE_FLOAT(x) (((x) >> 24) & 0x1)

1122

#define C_0280A0_SIMPLE_FLOAT 0xFEFFFFFF

1123

#define S_0280A0_ROUND_MODE(x) (((x) & 0x1) << 25)

1124

#define G_0280A0_ROUND_MODE(x) (((x) >> 25) & 0x1)

1125

#define C_0280A0_ROUND_MODE 0xFDFFFFFF

1126

#define S_0280A0_TILE_COMPACT(x) (((x) & 0x1) << 26)

1127

#define G_0280A0_TILE_COMPACT(x) (((x) >> 26) & 0x1)

1128

#define C_0280A0_TILE_COMPACT 0xFBFFFFFF

1129

#define S_0280A0_SOURCE_FORMAT(x) (((x) & 0x1) << 27)

1130

#define G_0280A0_SOURCE_FORMAT(x) (((x) >> 27) & 0x1)

1131

#define C_0280A0_SOURCE_FORMAT 0xF7FFFFFF

1132

#define R_0280A4_CB_COLOR1_INFO 0x0280A4

1133

#define R_0280A8_CB_COLOR2_INFO 0x0280A8

1134

#define R_0280AC_CB_COLOR3_INFO 0x0280AC

1135

#define R_0280B0_CB_COLOR4_INFO 0x0280B0

1136

#define R_0280B4_CB_COLOR5_INFO 0x0280B4

1137

#define R_0280B8_CB_COLOR6_INFO 0x0280B8

1138

#define R_0280BC_CB_COLOR7_INFO 0x0280BC

1139

#define R_028060_CB_COLOR0_SIZE 0x028060

1140

#define S_028060_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

1141

#define G_028060_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

1142

#define C_028060_PITCH_TILE_MAX 0xFFFFFC00

1143

#define S_028060_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

1144

#define G_028060_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

1145

#define C_028060_SLICE_TILE_MAX 0xC00003FF

1146

#define R_028064_CB_COLOR1_SIZE 0x028064

1147

#define R_028068_CB_COLOR2_SIZE 0x028068

1148

#define R_02806C_CB_COLOR3_SIZE 0x02806C

1149

#define R_028070_CB_COLOR4_SIZE 0x028070

1150

#define R_028074_CB_COLOR5_SIZE 0x028074

1151

#define R_028078_CB_COLOR6_SIZE 0x028078

1152

#define R_02807C_CB_COLOR7_SIZE 0x02807C

1153

#define R_028238_CB_TARGET_MASK 0x028238

1154

#define S_028238_TARGET0_ENABLE(x) (((x) & 0xF) << 0)

1155

#define G_028238_TARGET0_ENABLE(x) (((x) >> 0) & 0xF)

1156

#define C_028238_TARGET0_ENABLE 0xFFFFFFF0

1157

#define S_028238_TARGET1_ENABLE(x) (((x) & 0xF) << 4)

1158

#define G_028238_TARGET1_ENABLE(x) (((x) >> 4) & 0xF)

1159

#define C_028238_TARGET1_ENABLE 0xFFFFFF0F

1160

#define S_028238_TARGET2_ENABLE(x) (((x) & 0xF) << 8)

1161

#define G_028238_TARGET2_ENABLE(x) (((x) >> 8) & 0xF)

1162

#define C_028238_TARGET2_ENABLE 0xFFFFF0FF

1163

#define S_028238_TARGET3_ENABLE(x) (((x) & 0xF) << 12)

1164

#define G_028238_TARGET3_ENABLE(x) (((x) >> 12) & 0xF)

1165

#define C_028238_TARGET3_ENABLE 0xFFFF0FFF

1166

#define S_028238_TARGET4_ENABLE(x) (((x) & 0xF) << 16)

1167

#define G_028238_TARGET4_ENABLE(x) (((x) >> 16) & 0xF)

1168

#define C_028238_TARGET4_ENABLE 0xFFF0FFFF

1169

#define S_028238_TARGET5_ENABLE(x) (((x) & 0xF) << 20)

1170

#define G_028238_TARGET5_ENABLE(x) (((x) >> 20) & 0xF)

1171

#define C_028238_TARGET5_ENABLE 0xFF0FFFFF

1172

#define S_028238_TARGET6_ENABLE(x) (((x) & 0xF) << 24)

1173

#define G_028238_TARGET6_ENABLE(x) (((x) >> 24) & 0xF)

1174

#define C_028238_TARGET6_ENABLE 0xF0FFFFFF

1175

#define S_028238_TARGET7_ENABLE(x) (((x) & 0xF) << 28)

1176

#define G_028238_TARGET7_ENABLE(x) (((x) >> 28) & 0xF)

1177

#define C_028238_TARGET7_ENABLE 0x0FFFFFFF

1178

#define R_02823C_CB_SHADER_MASK 0x02823C

1179

#define S_02823C_OUTPUT0_ENABLE(x) (((x) & 0xF) << 0)

1180

#define G_02823C_OUTPUT0_ENABLE(x) (((x) >> 0) & 0xF)

1181

#define C_02823C_OUTPUT0_ENABLE 0xFFFFFFF0

1182

#define S_02823C_OUTPUT1_ENABLE(x) (((x) & 0xF) << 4)

1183

#define G_02823C_OUTPUT1_ENABLE(x) (((x) >> 4) & 0xF)

1184

#define C_02823C_OUTPUT1_ENABLE 0xFFFFFF0F

1185

#define S_02823C_OUTPUT2_ENABLE(x) (((x) & 0xF) << 8)

1186

#define G_02823C_OUTPUT2_ENABLE(x) (((x) >> 8) & 0xF)

1187

#define C_02823C_OUTPUT2_ENABLE 0xFFFFF0FF

1188

#define S_02823C_OUTPUT3_ENABLE(x) (((x) & 0xF) << 12)

1189

#define G_02823C_OUTPUT3_ENABLE(x) (((x) >> 12) & 0xF)

1190

#define C_02823C_OUTPUT3_ENABLE 0xFFFF0FFF

1191

#define S_02823C_OUTPUT4_ENABLE(x) (((x) & 0xF) << 16)

1192

#define G_02823C_OUTPUT4_ENABLE(x) (((x) >> 16) & 0xF)

1193

#define C_02823C_OUTPUT4_ENABLE 0xFFF0FFFF

1194

#define S_02823C_OUTPUT5_ENABLE(x) (((x) & 0xF) << 20)

1195

#define G_02823C_OUTPUT5_ENABLE(x) (((x) >> 20) & 0xF)

1196

#define C_02823C_OUTPUT5_ENABLE 0xFF0FFFFF

1197

#define S_02823C_OUTPUT6_ENABLE(x) (((x) & 0xF) << 24)

1198

#define G_02823C_OUTPUT6_ENABLE(x) (((x) >> 24) & 0xF)

1199

#define C_02823C_OUTPUT6_ENABLE 0xF0FFFFFF

1200

#define S_02823C_OUTPUT7_ENABLE(x) (((x) & 0xF) << 28)

1201

#define G_02823C_OUTPUT7_ENABLE(x) (((x) >> 28) & 0xF)

1202

#define C_02823C_OUTPUT7_ENABLE 0x0FFFFFFF

1203

#define R_028AB0_VGT_STRMOUT_EN 0x028AB0

1204

#define S_028AB0_STREAMOUT(x) (((x) & 0x1) << 0)

1205

#define G_028AB0_STREAMOUT(x) (((x) >> 0) & 0x1)

1206

#define C_028AB0_STREAMOUT 0xFFFFFFFE

1207

#define R_028B20_VGT_STRMOUT_BUFFER_EN 0x028B20

1208

#define S_028B20_BUFFER_0_EN(x) (((x) & 0x1) << 0)

1209

#define G_028B20_BUFFER_0_EN(x) (((x) >> 0) & 0x1)

1210

#define C_028B20_BUFFER_0_EN 0xFFFFFFFE

1211

#define S_028B20_BUFFER_1_EN(x) (((x) & 0x1) << 1)

1212

#define G_028B20_BUFFER_1_EN(x) (((x) >> 1) & 0x1)

1213

#define C_028B20_BUFFER_1_EN 0xFFFFFFFD

1214

#define S_028B20_BUFFER_2_EN(x) (((x) & 0x1) << 2)

1215

#define G_028B20_BUFFER_2_EN(x) (((x) >> 2) & 0x1)

1216

#define C_028B20_BUFFER_2_EN 0xFFFFFFFB

1217

#define S_028B20_BUFFER_3_EN(x) (((x) & 0x1) << 3)

1218

#define G_028B20_BUFFER_3_EN(x) (((x) >> 3) & 0x1)

1219

#define C_028B20_BUFFER_3_EN 0xFFFFFFF7

1220

#define S_028B20_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1221

#define G_028B20_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1222

#define C_028B20_SIZE 0x00000000

1223

#define R_038000_SQ_TEX_RESOURCE_WORD0_0 0x038000

1224

#define S_038000_DIM(x) (((x) & 0x7) << 0)

1225

#define G_038000_DIM(x) (((x) >> 0) & 0x7)

1226

#define C_038000_DIM 0xFFFFFFF8

1227

#define V_038000_SQ_TEX_DIM_1D 0x00000000

1228

#define V_038000_SQ_TEX_DIM_2D 0x00000001

1229

#define V_038000_SQ_TEX_DIM_3D 0x00000002

1230

#define V_038000_SQ_TEX_DIM_CUBEMAP 0x00000003

1231

#define V_038000_SQ_TEX_DIM_1D_ARRAY 0x00000004

1232

#define V_038000_SQ_TEX_DIM_2D_ARRAY 0x00000005

1233

#define V_038000_SQ_TEX_DIM_2D_MSAA 0x00000006

1234

#define V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA 0x00000007

1235

#define S_038000_TILE_MODE(x) (((x) & 0xF) << 3)

1236

#define G_038000_TILE_MODE(x) (((x) >> 3) & 0xF)

1237

#define C_038000_TILE_MODE 0xFFFFFF87

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

1238

#define V_038000_ARRAY_LINEAR_GENERAL 0x00000000

1239

#define V_038000_ARRAY_LINEAR_ALIGNED 0x00000001

1240

#define V_038000_ARRAY_1D_TILED_THIN1 0x00000002

1241

#define V_038000_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1242

#define S_038000_TILE_TYPE(x) (((x) & 0x1) << 7)

1243

#define G_038000_TILE_TYPE(x) (((x) >> 7) & 0x1)

1244

#define C_038000_TILE_TYPE 0xFFFFFF7F

1245

#define S_038000_PITCH(x) (((x) & 0x7FF) << 8)

1246

#define G_038000_PITCH(x) (((x) >> 8) & 0x7FF)

1247

#define C_038000_PITCH 0xFFF800FF

1248

#define S_038000_TEX_WIDTH(x) (((x) & 0x1FFF) << 19)

1249

#define G_038000_TEX_WIDTH(x) (((x) >> 19) & 0x1FFF)

1250

#define C_038000_TEX_WIDTH 0x0007FFFF

1251

#define R_038004_SQ_TEX_RESOURCE_WORD1_0 0x038004

1252

#define S_038004_TEX_HEIGHT(x) (((x) & 0x1FFF) << 0)

1253

#define G_038004_TEX_HEIGHT(x) (((x) >> 0) & 0x1FFF)

1254

#define C_038004_TEX_HEIGHT 0xFFFFE000

1255

#define S_038004_TEX_DEPTH(x) (((x) & 0x1FFF) << 13)

1256

#define G_038004_TEX_DEPTH(x) (((x) >> 13) & 0x1FFF)

1257

#define C_038004_TEX_DEPTH 0xFC001FFF

1258

#define S_038004_DATA_FORMAT(x) (((x) & 0x3F) << 26)

1259

#define G_038004_DATA_FORMAT(x) (((x) >> 26) & 0x3F)

1260

#define C_038004_DATA_FORMAT 0x03FFFFFF

1261

#define V_038004_COLOR_INVALID 0x00000000

1262

#define V_038004_COLOR_8 0x00000001

1263

#define V_038004_COLOR_4_4 0x00000002

1264

#define V_038004_COLOR_3_3_2 0x00000003

1265

#define V_038004_COLOR_16 0x00000005

1266

#define V_038004_COLOR_16_FLOAT 0x00000006

1267

#define V_038004_COLOR_8_8 0x00000007

1268

#define V_038004_COLOR_5_6_5 0x00000008

1269

#define V_038004_COLOR_6_5_5 0x00000009

1270

#define V_038004_COLOR_1_5_5_5 0x0000000A

1271

#define V_038004_COLOR_4_4_4_4 0x0000000B

1272

#define V_038004_COLOR_5_5_5_1 0x0000000C

1273

#define V_038004_COLOR_32 0x0000000D

1274

#define V_038004_COLOR_32_FLOAT 0x0000000E

1275

#define V_038004_COLOR_16_16 0x0000000F

1276

#define V_038004_COLOR_16_16_FLOAT 0x00000010

1277

#define V_038004_COLOR_8_24 0x00000011

1278

#define V_038004_COLOR_8_24_FLOAT 0x00000012

1279

#define V_038004_COLOR_24_8 0x00000013

1280

#define V_038004_COLOR_24_8_FLOAT 0x00000014

1281

#define V_038004_COLOR_10_11_11 0x00000015

1282

#define V_038004_COLOR_10_11_11_FLOAT 0x00000016

1283

#define V_038004_COLOR_11_11_10 0x00000017

1284

#define V_038004_COLOR_11_11_10_FLOAT 0x00000018

1285

#define V_038004_COLOR_2_10_10_10 0x00000019

1286

#define V_038004_COLOR_8_8_8_8 0x0000001A

1287

#define V_038004_COLOR_10_10_10_2 0x0000001B

1288

#define V_038004_COLOR_X24_8_32_FLOAT 0x0000001C

1289

#define V_038004_COLOR_32_32 0x0000001D

1290

#define V_038004_COLOR_32_32_FLOAT 0x0000001E

1291

#define V_038004_COLOR_16_16_16_16 0x0000001F

1292

#define V_038004_COLOR_16_16_16_16_FLOAT 0x00000020

1293

#define V_038004_COLOR_32_32_32_32 0x00000022

1294

#define V_038004_COLOR_32_32_32_32_FLOAT 0x00000023

1295

#define V_038004_FMT_1 0x00000025

1296

#define V_038004_FMT_GB_GR 0x00000027

1297

#define V_038004_FMT_BG_RG 0x00000028

1298

#define V_038004_FMT_32_AS_8 0x00000029

1299

#define V_038004_FMT_32_AS_8_8 0x0000002A

1300

#define V_038004_FMT_5_9_9_9_SHAREDEXP 0x0000002B

1301

#define V_038004_FMT_8_8_8 0x0000002C

1302

#define V_038004_FMT_16_16_16 0x0000002D

1303

#define V_038004_FMT_16_16_16_FLOAT 0x0000002E

1304

#define V_038004_FMT_32_32_32 0x0000002F

1305

#define V_038004_FMT_32_32_32_FLOAT 0x00000030

Dave Airlie

60b212f

2011-02-18 05:51:58 +0000

[diff] [blame^]

1306

#define V_038004_FMT_BC1 0x00000031

1307

#define V_038004_FMT_BC2 0x00000032

1308

#define V_038004_FMT_BC3 0x00000033

1309

#define V_038004_FMT_BC4 0x00000034

1310

#define V_038004_FMT_BC5 0x00000035

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1311

#define R_038010_SQ_TEX_RESOURCE_WORD4_0 0x038010

1312

#define S_038010_FORMAT_COMP_X(x) (((x) & 0x3) << 0)

1313

#define G_038010_FORMAT_COMP_X(x) (((x) >> 0) & 0x3)

1314

#define C_038010_FORMAT_COMP_X 0xFFFFFFFC

1315

#define S_038010_FORMAT_COMP_Y(x) (((x) & 0x3) << 2)

1316

#define G_038010_FORMAT_COMP_Y(x) (((x) >> 2) & 0x3)

1317

#define C_038010_FORMAT_COMP_Y 0xFFFFFFF3

1318

#define S_038010_FORMAT_COMP_Z(x) (((x) & 0x3) << 4)

1319

#define G_038010_FORMAT_COMP_Z(x) (((x) >> 4) & 0x3)

1320

#define C_038010_FORMAT_COMP_Z 0xFFFFFFCF

1321

#define S_038010_FORMAT_COMP_W(x) (((x) & 0x3) << 6)

1322

#define G_038010_FORMAT_COMP_W(x) (((x) >> 6) & 0x3)

1323

#define C_038010_FORMAT_COMP_W 0xFFFFFF3F

1324

#define S_038010_NUM_FORMAT_ALL(x) (((x) & 0x3) << 8)

1325

#define G_038010_NUM_FORMAT_ALL(x) (((x) >> 8) & 0x3)

1326

#define C_038010_NUM_FORMAT_ALL 0xFFFFFCFF

1327

#define S_038010_SRF_MODE_ALL(x) (((x) & 0x1) << 10)

1328

#define G_038010_SRF_MODE_ALL(x) (((x) >> 10) & 0x1)

1329

#define C_038010_SRF_MODE_ALL 0xFFFFFBFF

1330

#define S_038010_FORCE_DEGAMMA(x) (((x) & 0x1) << 11)

1331

#define G_038010_FORCE_DEGAMMA(x) (((x) >> 11) & 0x1)

1332

#define C_038010_FORCE_DEGAMMA 0xFFFFF7FF

1333

#define S_038010_ENDIAN_SWAP(x) (((x) & 0x3) << 12)

1334

#define G_038010_ENDIAN_SWAP(x) (((x) >> 12) & 0x3)

1335

#define C_038010_ENDIAN_SWAP 0xFFFFCFFF

1336

#define S_038010_REQUEST_SIZE(x) (((x) & 0x3) << 14)

1337

#define G_038010_REQUEST_SIZE(x) (((x) >> 14) & 0x3)

1338

#define C_038010_REQUEST_SIZE 0xFFFF3FFF

1339

#define S_038010_DST_SEL_X(x) (((x) & 0x7) << 16)

1340

#define G_038010_DST_SEL_X(x) (((x) >> 16) & 0x7)

1341

#define C_038010_DST_SEL_X 0xFFF8FFFF

1342

#define S_038010_DST_SEL_Y(x) (((x) & 0x7) << 19)

1343

#define G_038010_DST_SEL_Y(x) (((x) >> 19) & 0x7)

1344

#define C_038010_DST_SEL_Y 0xFFC7FFFF

1345

#define S_038010_DST_SEL_Z(x) (((x) & 0x7) << 22)

1346

#define G_038010_DST_SEL_Z(x) (((x) >> 22) & 0x7)

1347

#define C_038010_DST_SEL_Z 0xFE3FFFFF

1348

#define S_038010_DST_SEL_W(x) (((x) & 0x7) << 25)

1349

#define G_038010_DST_SEL_W(x) (((x) >> 25) & 0x7)

1350

#define C_038010_DST_SEL_W 0xF1FFFFFF

1351

#define S_038010_BASE_LEVEL(x) (((x) & 0xF) << 28)

1352

#define G_038010_BASE_LEVEL(x) (((x) >> 28) & 0xF)

1353

#define C_038010_BASE_LEVEL 0x0FFFFFFF

1354

#define R_038014_SQ_TEX_RESOURCE_WORD5_0 0x038014

1355

#define S_038014_LAST_LEVEL(x) (((x) & 0xF) << 0)

1356

#define G_038014_LAST_LEVEL(x) (((x) >> 0) & 0xF)

1357

#define C_038014_LAST_LEVEL 0xFFFFFFF0

1358

#define S_038014_BASE_ARRAY(x) (((x) & 0x1FFF) << 4)

1359

#define G_038014_BASE_ARRAY(x) (((x) >> 4) & 0x1FFF)

1360

#define C_038014_BASE_ARRAY 0xFFFE000F

1361

#define S_038014_LAST_ARRAY(x) (((x) & 0x1FFF) << 17)

1362

#define G_038014_LAST_ARRAY(x) (((x) >> 17) & 0x1FFF)

1363

#define C_038014_LAST_ARRAY 0xC001FFFF

1364

#define R_0288A8_SQ_ESGS_RING_ITEMSIZE 0x0288A8

1365

#define S_0288A8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1366

#define G_0288A8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1367

#define C_0288A8_ITEMSIZE 0xFFFF8000

1368

#define R_008C44_SQ_ESGS_RING_SIZE 0x008C44

1369

#define S_008C44_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1370

#define G_008C44_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1371

#define C_008C44_MEM_SIZE 0x00000000

1372

#define R_0288B0_SQ_ESTMP_RING_ITEMSIZE 0x0288B0

1373

#define S_0288B0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1374

#define G_0288B0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1375

#define C_0288B0_ITEMSIZE 0xFFFF8000

1376

#define R_008C54_SQ_ESTMP_RING_SIZE 0x008C54

1377

#define S_008C54_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1378

#define G_008C54_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1379

#define C_008C54_MEM_SIZE 0x00000000

1380

#define R_0288C0_SQ_FBUF_RING_ITEMSIZE 0x0288C0

1381

#define S_0288C0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1382

#define G_0288C0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1383

#define C_0288C0_ITEMSIZE 0xFFFF8000

1384

#define R_008C74_SQ_FBUF_RING_SIZE 0x008C74

1385

#define S_008C74_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1386

#define G_008C74_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1387

#define C_008C74_MEM_SIZE 0x00000000

1388

#define R_0288B4_SQ_GSTMP_RING_ITEMSIZE 0x0288B4

1389

#define S_0288B4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1390

#define G_0288B4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1391

#define C_0288B4_ITEMSIZE 0xFFFF8000

1392

#define R_008C5C_SQ_GSTMP_RING_SIZE 0x008C5C

1393

#define S_008C5C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1394

#define G_008C5C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1395

#define C_008C5C_MEM_SIZE 0x00000000

1396

#define R_0288AC_SQ_GSVS_RING_ITEMSIZE 0x0288AC

1397

#define S_0288AC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1398

#define G_0288AC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1399

#define C_0288AC_ITEMSIZE 0xFFFF8000

1400

#define R_008C4C_SQ_GSVS_RING_SIZE 0x008C4C

1401

#define S_008C4C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1402

#define G_008C4C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1403

#define C_008C4C_MEM_SIZE 0x00000000

1404

#define R_0288BC_SQ_PSTMP_RING_ITEMSIZE 0x0288BC

1405

#define S_0288BC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1406

#define G_0288BC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1407

#define C_0288BC_ITEMSIZE 0xFFFF8000

1408

#define R_008C6C_SQ_PSTMP_RING_SIZE 0x008C6C

1409

#define S_008C6C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1410

#define G_008C6C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1411

#define C_008C6C_MEM_SIZE 0x00000000

1412

#define R_0288C4_SQ_REDUC_RING_ITEMSIZE 0x0288C4

1413

#define S_0288C4_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1414

#define G_0288C4_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1415

#define C_0288C4_ITEMSIZE 0xFFFF8000

1416

#define R_008C7C_SQ_REDUC_RING_SIZE 0x008C7C

1417

#define S_008C7C_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1418

#define G_008C7C_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1419

#define C_008C7C_MEM_SIZE 0x00000000

1420

#define R_0288B8_SQ_VSTMP_RING_ITEMSIZE 0x0288B8

1421

#define S_0288B8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1422

#define G_0288B8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1423

#define C_0288B8_ITEMSIZE 0xFFFF8000

1424

#define R_008C64_SQ_VSTMP_RING_SIZE 0x008C64

1425

#define S_008C64_MEM_SIZE(x) (((x) & 0xFFFFFFFF) << 0)

1426

#define G_008C64_MEM_SIZE(x) (((x) >> 0) & 0xFFFFFFFF)

1427

#define C_008C64_MEM_SIZE 0x00000000

1428

#define R_0288C8_SQ_GS_VERT_ITEMSIZE 0x0288C8

1429

#define S_0288C8_ITEMSIZE(x) (((x) & 0x7FFF) << 0)

1430

#define G_0288C8_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)

1431

#define C_0288C8_ITEMSIZE 0xFFFF8000

1432

#define R_028010_DB_DEPTH_INFO 0x028010

1433

#define S_028010_FORMAT(x) (((x) & 0x7) << 0)

1434

#define G_028010_FORMAT(x) (((x) >> 0) & 0x7)

1435

#define C_028010_FORMAT 0xFFFFFFF8

1436

#define V_028010_DEPTH_INVALID 0x00000000

1437

#define V_028010_DEPTH_16 0x00000001

1438

#define V_028010_DEPTH_X8_24 0x00000002

1439

#define V_028010_DEPTH_8_24 0x00000003

1440

#define V_028010_DEPTH_X8_24_FLOAT 0x00000004

1441

#define V_028010_DEPTH_8_24_FLOAT 0x00000005

1442

#define V_028010_DEPTH_32_FLOAT 0x00000006

1443

#define V_028010_DEPTH_X24_8_32_FLOAT 0x00000007

1444

#define S_028010_READ_SIZE(x) (((x) & 0x1) << 3)

1445

#define G_028010_READ_SIZE(x) (((x) >> 3) & 0x1)

1446

#define C_028010_READ_SIZE 0xFFFFFFF7

1447

#define S_028010_ARRAY_MODE(x) (((x) & 0xF) << 15)

1448

#define G_028010_ARRAY_MODE(x) (((x) >> 15) & 0xF)

1449

#define C_028010_ARRAY_MODE 0xFFF87FFF

Alex Deucher

7f81337

2010-05-20 12:43:52 -0400

[diff] [blame]

1450

#define V_028010_ARRAY_1D_TILED_THIN1 0x00000002

1451

#define V_028010_ARRAY_2D_TILED_THIN1 0x00000004

Jerome Glisse

2010-02-10 22:30:05 +0000

[diff] [blame]

1452

#define S_028010_TILE_SURFACE_ENABLE(x) (((x) & 0x1) << 25)

1453

#define G_028010_TILE_SURFACE_ENABLE(x) (((x) >> 25) & 0x1)

1454

#define C_028010_TILE_SURFACE_ENABLE 0xFDFFFFFF

1455

#define S_028010_TILE_COMPACT(x) (((x) & 0x1) << 26)

1456

#define G_028010_TILE_COMPACT(x) (((x) >> 26) & 0x1)

1457

#define C_028010_TILE_COMPACT 0xFBFFFFFF

1458

#define S_028010_ZRANGE_PRECISION(x) (((x) & 0x1) << 31)

1459

#define G_028010_ZRANGE_PRECISION(x) (((x) >> 31) & 0x1)

1460

#define C_028010_ZRANGE_PRECISION 0x7FFFFFFF

1461

#define R_028000_DB_DEPTH_SIZE 0x028000

1462

#define S_028000_PITCH_TILE_MAX(x) (((x) & 0x3FF) << 0)

1463

#define G_028000_PITCH_TILE_MAX(x) (((x) >> 0) & 0x3FF)

1464

#define C_028000_PITCH_TILE_MAX 0xFFFFFC00

1465

#define S_028000_SLICE_TILE_MAX(x) (((x) & 0xFFFFF) << 10)

1466

#define G_028000_SLICE_TILE_MAX(x) (((x) >> 10) & 0xFFFFF)

1467

#define C_028000_SLICE_TILE_MAX 0xC00003FF

1468

#define R_028004_DB_DEPTH_VIEW 0x028004

1469

#define S_028004_SLICE_START(x) (((x) & 0x7FF) << 0)

1470

#define G_028004_SLICE_START(x) (((x) >> 0) & 0x7FF)

1471

#define C_028004_SLICE_START 0xFFFFF800

1472

#define S_028004_SLICE_MAX(x) (((x) & 0x7FF) << 13)

1473

#define G_028004_SLICE_MAX(x) (((x) >> 13) & 0x7FF)

1474

#define C_028004_SLICE_MAX 0xFF001FFF

1475

#define R_028800_DB_DEPTH_CONTROL 0x028800

1476

#define S_028800_STENCIL_ENABLE(x) (((x) & 0x1) << 0)

1477

#define G_028800_STENCIL_ENABLE(x) (((x) >> 0) & 0x1)

1478

#define C_028800_STENCIL_ENABLE 0xFFFFFFFE

1479

#define S_028800_Z_ENABLE(x) (((x) & 0x1) << 1)

1480

#define G_028800_Z_ENABLE(x) (((x) >> 1) & 0x1)

1481

#define C_028800_Z_ENABLE 0xFFFFFFFD

1482

#define S_028800_Z_WRITE_ENABLE(x) (((x) & 0x1) << 2)

1483

#define G_028800_Z_WRITE_ENABLE(x) (((x) >> 2) & 0x1)

1484

#define C_028800_Z_WRITE_ENABLE 0xFFFFFFFB

1485

#define S_028800_ZFUNC(x) (((x) & 0x7) << 4)

1486

#define G_028800_ZFUNC(x) (((x) >> 4) & 0x7)

1487

#define C_028800_ZFUNC 0xFFFFFF8F

1488

#define S_028800_BACKFACE_ENABLE(x) (((x) & 0x1) << 7)

1489

#define G_028800_BACKFACE_ENABLE(x) (((x) >> 7) & 0x1)

1490

#define C_028800_BACKFACE_ENABLE 0xFFFFFF7F

1491

#define S_028800_STENCILFUNC(x) (((x) & 0x7) << 8)

1492

#define G_028800_STENCILFUNC(x) (((x) >> 8) & 0x7)

1493

#define C_028800_STENCILFUNC 0xFFFFF8FF

1494

#define S_028800_STENCILFAIL(x) (((x) & 0x7) << 11)

1495

#define G_028800_STENCILFAIL(x) (((x) >> 11) & 0x7)

1496

#define C_028800_STENCILFAIL 0xFFFFC7FF

1497

#define S_028800_STENCILZPASS(x) (((x) & 0x7) << 14)

1498

#define G_028800_STENCILZPASS(x) (((x) >> 14) & 0x7)

1499

#define C_028800_STENCILZPASS 0xFFFE3FFF

1500

#define S_028800_STENCILZFAIL(x) (((x) & 0x7) << 17)

1501

#define G_028800_STENCILZFAIL(x) (((x) >> 17) & 0x7)

1502

#define C_028800_STENCILZFAIL 0xFFF1FFFF

1503

#define S_028800_STENCILFUNC_BF(x) (((x) & 0x7) << 20)

1504

#define G_028800_STENCILFUNC_BF(x) (((x) >> 20) & 0x7)

1505

#define C_028800_STENCILFUNC_BF 0xFF8FFFFF

1506

#define S_028800_STENCILFAIL_BF(x) (((x) & 0x7) << 23)

1507

#define G_028800_STENCILFAIL_BF(x) (((x) >> 23) & 0x7)

1508

#define C_028800_STENCILFAIL_BF 0xFC7FFFFF

1509

#define S_028800_STENCILZPASS_BF(x) (((x) & 0x7) << 26)

1510

#define G_028800_STENCILZPASS_BF(x) (((x) >> 26) & 0x7)

1511

#define C_028800_STENCILZPASS_BF 0xE3FFFFFF

1512

#define S_028800_STENCILZFAIL_BF(x) (((x) & 0x7) << 29)

1513

#define G_028800_STENCILZFAIL_BF(x) (((x) >> 29) & 0x7)

1514

#define C_028800_STENCILZFAIL_BF 0x1FFFFFFF

Jerome Glisse

c8c15ff

2010-01-18 13:01:36 +0100

[diff] [blame]

1515

Jerome Glisse