Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 1 | /* |
| 2 | * Hardware modules present on the OMAP44xx chips |
| 3 | * |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 4 | * Copyright (C) 2009-2011 Texas Instruments, Inc. |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5 | * Copyright (C) 2009-2010 Nokia Corporation |
| 6 | * |
| 7 | * Paul Walmsley |
| 8 | * Benoit Cousson |
| 9 | * |
| 10 | * This file is automatically generated from the OMAP hardware databases. |
| 11 | * We respectfully ask that any modifications to this file be coordinated |
| 12 | * with the public linux-omap@vger.kernel.org mailing list and the |
| 13 | * authors above to ensure that the autogeneration scripts are kept |
| 14 | * up-to-date with the file contents. |
| 15 | * |
| 16 | * This program is free software; you can redistribute it and/or modify |
| 17 | * it under the terms of the GNU General Public License version 2 as |
| 18 | * published by the Free Software Foundation. |
| 19 | */ |
| 20 | |
| 21 | #include <linux/io.h> |
| 22 | |
| 23 | #include <plat/omap_hwmod.h> |
| 24 | #include <plat/cpu.h> |
Avinash.H.M | 6d3c55f | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 25 | #include <plat/i2c.h> |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 26 | #include <plat/gpio.h> |
Benoit Cousson | 531ce0d | 2010-12-20 18:27:19 -0800 | [diff] [blame] | 27 | #include <plat/dma.h> |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 28 | #include <plat/mcspi.h> |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 29 | #include <plat/mcbsp.h> |
Kishore Kadiyala | 6ab8946 | 2011-03-01 13:12:56 -0800 | [diff] [blame] | 30 | #include <plat/mmc.h> |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 31 | #include <plat/dmtimer.h> |
Tomi Valkeinen | 13662dc | 2011-11-08 03:16:13 -0700 | [diff] [blame] | 32 | #include <plat/common.h> |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 33 | |
| 34 | #include "omap_hwmod_common_data.h" |
| 35 | |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 36 | #include "smartreflex.h" |
Paul Walmsley | d198b51 | 2010-12-21 15:30:54 -0700 | [diff] [blame] | 37 | #include "cm1_44xx.h" |
| 38 | #include "cm2_44xx.h" |
| 39 | #include "prm44xx.h" |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 40 | #include "prm-regbits-44xx.h" |
Paul Walmsley | ff2516f | 2010-12-21 15:39:15 -0700 | [diff] [blame] | 41 | #include "wd_timer.h" |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 42 | |
| 43 | /* Base offset for all OMAP4 interrupts external to MPUSS */ |
| 44 | #define OMAP44XX_IRQ_GIC_START 32 |
| 45 | |
| 46 | /* Base offset for all OMAP4 dma requests */ |
| 47 | #define OMAP44XX_DMA_REQ_START 1 |
| 48 | |
| 49 | /* Backward references (IPs with Bus Master capability) */ |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 50 | static struct omap_hwmod omap44xx_aess_hwmod; |
Benoit Cousson | 531ce0d | 2010-12-20 18:27:19 -0800 | [diff] [blame] | 51 | static struct omap_hwmod omap44xx_dma_system_hwmod; |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 52 | static struct omap_hwmod omap44xx_dmm_hwmod; |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 53 | static struct omap_hwmod omap44xx_dsp_hwmod; |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 54 | static struct omap_hwmod omap44xx_dss_hwmod; |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 55 | static struct omap_hwmod omap44xx_emif_fw_hwmod; |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 56 | static struct omap_hwmod omap44xx_hsi_hwmod; |
| 57 | static struct omap_hwmod omap44xx_ipu_hwmod; |
| 58 | static struct omap_hwmod omap44xx_iss_hwmod; |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 59 | static struct omap_hwmod omap44xx_iva_hwmod; |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 60 | static struct omap_hwmod omap44xx_l3_instr_hwmod; |
| 61 | static struct omap_hwmod omap44xx_l3_main_1_hwmod; |
| 62 | static struct omap_hwmod omap44xx_l3_main_2_hwmod; |
| 63 | static struct omap_hwmod omap44xx_l3_main_3_hwmod; |
| 64 | static struct omap_hwmod omap44xx_l4_abe_hwmod; |
| 65 | static struct omap_hwmod omap44xx_l4_cfg_hwmod; |
| 66 | static struct omap_hwmod omap44xx_l4_per_hwmod; |
| 67 | static struct omap_hwmod omap44xx_l4_wkup_hwmod; |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 68 | static struct omap_hwmod omap44xx_mmc1_hwmod; |
| 69 | static struct omap_hwmod omap44xx_mmc2_hwmod; |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 70 | static struct omap_hwmod omap44xx_mpu_hwmod; |
| 71 | static struct omap_hwmod omap44xx_mpu_private_hwmod; |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 72 | static struct omap_hwmod omap44xx_usb_otg_hs_hwmod; |
Benoit Cousson | af88fa9 | 2011-12-15 23:15:18 -0700 | [diff] [blame] | 73 | static struct omap_hwmod omap44xx_usb_host_hs_hwmod; |
| 74 | static struct omap_hwmod omap44xx_usb_tll_hs_hwmod; |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 75 | |
| 76 | /* |
| 77 | * Interconnects omap_hwmod structures |
| 78 | * hwmods that compose the global OMAP interconnect |
| 79 | */ |
| 80 | |
| 81 | /* |
| 82 | * 'dmm' class |
| 83 | * instance(s): dmm |
| 84 | */ |
| 85 | static struct omap_hwmod_class omap44xx_dmm_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 86 | .name = "dmm", |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 87 | }; |
| 88 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 89 | /* dmm */ |
| 90 | static struct omap_hwmod_irq_info omap44xx_dmm_irqs[] = { |
| 91 | { .irq = 113 + OMAP44XX_IRQ_GIC_START }, |
| 92 | { .irq = -1 } |
| 93 | }; |
| 94 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 95 | /* l3_main_1 -> dmm */ |
| 96 | static struct omap_hwmod_ocp_if omap44xx_l3_main_1__dmm = { |
| 97 | .master = &omap44xx_l3_main_1_hwmod, |
| 98 | .slave = &omap44xx_dmm_hwmod, |
| 99 | .clk = "l3_div_ck", |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 100 | .user = OCP_USER_SDMA, |
| 101 | }; |
| 102 | |
| 103 | static struct omap_hwmod_addr_space omap44xx_dmm_addrs[] = { |
| 104 | { |
| 105 | .pa_start = 0x4e000000, |
| 106 | .pa_end = 0x4e0007ff, |
| 107 | .flags = ADDR_TYPE_RT |
| 108 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 109 | { } |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 110 | }; |
| 111 | |
| 112 | /* mpu -> dmm */ |
| 113 | static struct omap_hwmod_ocp_if omap44xx_mpu__dmm = { |
| 114 | .master = &omap44xx_mpu_hwmod, |
| 115 | .slave = &omap44xx_dmm_hwmod, |
| 116 | .clk = "l3_div_ck", |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 117 | .addr = omap44xx_dmm_addrs, |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 118 | .user = OCP_USER_MPU, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 119 | }; |
| 120 | |
| 121 | /* dmm slave ports */ |
| 122 | static struct omap_hwmod_ocp_if *omap44xx_dmm_slaves[] = { |
| 123 | &omap44xx_l3_main_1__dmm, |
| 124 | &omap44xx_mpu__dmm, |
| 125 | }; |
| 126 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 127 | static struct omap_hwmod omap44xx_dmm_hwmod = { |
| 128 | .name = "dmm", |
| 129 | .class = &omap44xx_dmm_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 130 | .clkdm_name = "l3_emif_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 131 | .prcm = { |
| 132 | .omap4 = { |
| 133 | .clkctrl_offs = OMAP4_CM_MEMIF_DMM_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 134 | .context_offs = OMAP4_RM_MEMIF_DMM_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 135 | }, |
| 136 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 137 | .slaves = omap44xx_dmm_slaves, |
| 138 | .slaves_cnt = ARRAY_SIZE(omap44xx_dmm_slaves), |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 139 | .mpu_irqs = omap44xx_dmm_irqs, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 140 | }; |
| 141 | |
| 142 | /* |
| 143 | * 'emif_fw' class |
| 144 | * instance(s): emif_fw |
| 145 | */ |
| 146 | static struct omap_hwmod_class omap44xx_emif_fw_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 147 | .name = "emif_fw", |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 148 | }; |
| 149 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 150 | /* emif_fw */ |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 151 | /* dmm -> emif_fw */ |
| 152 | static struct omap_hwmod_ocp_if omap44xx_dmm__emif_fw = { |
| 153 | .master = &omap44xx_dmm_hwmod, |
| 154 | .slave = &omap44xx_emif_fw_hwmod, |
| 155 | .clk = "l3_div_ck", |
| 156 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 157 | }; |
| 158 | |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 159 | static struct omap_hwmod_addr_space omap44xx_emif_fw_addrs[] = { |
| 160 | { |
| 161 | .pa_start = 0x4a20c000, |
| 162 | .pa_end = 0x4a20c0ff, |
| 163 | .flags = ADDR_TYPE_RT |
| 164 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 165 | { } |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 166 | }; |
| 167 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 168 | /* l4_cfg -> emif_fw */ |
| 169 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__emif_fw = { |
| 170 | .master = &omap44xx_l4_cfg_hwmod, |
| 171 | .slave = &omap44xx_emif_fw_hwmod, |
| 172 | .clk = "l4_div_ck", |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 173 | .addr = omap44xx_emif_fw_addrs, |
Benoit Cousson | 659fa82 | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 174 | .user = OCP_USER_MPU, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 175 | }; |
| 176 | |
| 177 | /* emif_fw slave ports */ |
| 178 | static struct omap_hwmod_ocp_if *omap44xx_emif_fw_slaves[] = { |
| 179 | &omap44xx_dmm__emif_fw, |
| 180 | &omap44xx_l4_cfg__emif_fw, |
| 181 | }; |
| 182 | |
| 183 | static struct omap_hwmod omap44xx_emif_fw_hwmod = { |
| 184 | .name = "emif_fw", |
| 185 | .class = &omap44xx_emif_fw_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 186 | .clkdm_name = "l3_emif_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 187 | .prcm = { |
| 188 | .omap4 = { |
| 189 | .clkctrl_offs = OMAP4_CM_MEMIF_EMIF_FW_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 190 | .context_offs = OMAP4_RM_MEMIF_EMIF_FW_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 191 | }, |
| 192 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 193 | .slaves = omap44xx_emif_fw_slaves, |
| 194 | .slaves_cnt = ARRAY_SIZE(omap44xx_emif_fw_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 195 | }; |
| 196 | |
| 197 | /* |
| 198 | * 'l3' class |
| 199 | * instance(s): l3_instr, l3_main_1, l3_main_2, l3_main_3 |
| 200 | */ |
| 201 | static struct omap_hwmod_class omap44xx_l3_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 202 | .name = "l3", |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 203 | }; |
| 204 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 205 | /* l3_instr */ |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 206 | /* iva -> l3_instr */ |
| 207 | static struct omap_hwmod_ocp_if omap44xx_iva__l3_instr = { |
| 208 | .master = &omap44xx_iva_hwmod, |
| 209 | .slave = &omap44xx_l3_instr_hwmod, |
| 210 | .clk = "l3_div_ck", |
| 211 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 212 | }; |
| 213 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 214 | /* l3_main_3 -> l3_instr */ |
| 215 | static struct omap_hwmod_ocp_if omap44xx_l3_main_3__l3_instr = { |
| 216 | .master = &omap44xx_l3_main_3_hwmod, |
| 217 | .slave = &omap44xx_l3_instr_hwmod, |
| 218 | .clk = "l3_div_ck", |
| 219 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 220 | }; |
| 221 | |
| 222 | /* l3_instr slave ports */ |
| 223 | static struct omap_hwmod_ocp_if *omap44xx_l3_instr_slaves[] = { |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 224 | &omap44xx_iva__l3_instr, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 225 | &omap44xx_l3_main_3__l3_instr, |
| 226 | }; |
| 227 | |
| 228 | static struct omap_hwmod omap44xx_l3_instr_hwmod = { |
| 229 | .name = "l3_instr", |
| 230 | .class = &omap44xx_l3_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 231 | .clkdm_name = "l3_instr_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 232 | .prcm = { |
| 233 | .omap4 = { |
| 234 | .clkctrl_offs = OMAP4_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 235 | .context_offs = OMAP4_RM_L3INSTR_L3_INSTR_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 236 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 237 | }, |
| 238 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 239 | .slaves = omap44xx_l3_instr_slaves, |
| 240 | .slaves_cnt = ARRAY_SIZE(omap44xx_l3_instr_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 241 | }; |
| 242 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 243 | /* l3_main_1 */ |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 244 | static struct omap_hwmod_irq_info omap44xx_l3_main_1_irqs[] = { |
| 245 | { .name = "dbg_err", .irq = 9 + OMAP44XX_IRQ_GIC_START }, |
| 246 | { .name = "app_err", .irq = 10 + OMAP44XX_IRQ_GIC_START }, |
| 247 | { .irq = -1 } |
| 248 | }; |
| 249 | |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 250 | /* dsp -> l3_main_1 */ |
| 251 | static struct omap_hwmod_ocp_if omap44xx_dsp__l3_main_1 = { |
| 252 | .master = &omap44xx_dsp_hwmod, |
| 253 | .slave = &omap44xx_l3_main_1_hwmod, |
| 254 | .clk = "l3_div_ck", |
| 255 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 256 | }; |
| 257 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 258 | /* dss -> l3_main_1 */ |
| 259 | static struct omap_hwmod_ocp_if omap44xx_dss__l3_main_1 = { |
| 260 | .master = &omap44xx_dss_hwmod, |
| 261 | .slave = &omap44xx_l3_main_1_hwmod, |
| 262 | .clk = "l3_div_ck", |
| 263 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 264 | }; |
| 265 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 266 | /* l3_main_2 -> l3_main_1 */ |
| 267 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__l3_main_1 = { |
| 268 | .master = &omap44xx_l3_main_2_hwmod, |
| 269 | .slave = &omap44xx_l3_main_1_hwmod, |
| 270 | .clk = "l3_div_ck", |
| 271 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 272 | }; |
| 273 | |
| 274 | /* l4_cfg -> l3_main_1 */ |
| 275 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__l3_main_1 = { |
| 276 | .master = &omap44xx_l4_cfg_hwmod, |
| 277 | .slave = &omap44xx_l3_main_1_hwmod, |
| 278 | .clk = "l4_div_ck", |
| 279 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 280 | }; |
| 281 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 282 | /* mmc1 -> l3_main_1 */ |
| 283 | static struct omap_hwmod_ocp_if omap44xx_mmc1__l3_main_1 = { |
| 284 | .master = &omap44xx_mmc1_hwmod, |
| 285 | .slave = &omap44xx_l3_main_1_hwmod, |
| 286 | .clk = "l3_div_ck", |
| 287 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 288 | }; |
| 289 | |
| 290 | /* mmc2 -> l3_main_1 */ |
| 291 | static struct omap_hwmod_ocp_if omap44xx_mmc2__l3_main_1 = { |
| 292 | .master = &omap44xx_mmc2_hwmod, |
| 293 | .slave = &omap44xx_l3_main_1_hwmod, |
| 294 | .clk = "l3_div_ck", |
| 295 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 296 | }; |
| 297 | |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 298 | static struct omap_hwmod_addr_space omap44xx_l3_main_1_addrs[] = { |
| 299 | { |
| 300 | .pa_start = 0x44000000, |
| 301 | .pa_end = 0x44000fff, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 302 | .flags = ADDR_TYPE_RT |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 303 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 304 | { } |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 305 | }; |
| 306 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 307 | /* mpu -> l3_main_1 */ |
| 308 | static struct omap_hwmod_ocp_if omap44xx_mpu__l3_main_1 = { |
| 309 | .master = &omap44xx_mpu_hwmod, |
| 310 | .slave = &omap44xx_l3_main_1_hwmod, |
| 311 | .clk = "l3_div_ck", |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 312 | .addr = omap44xx_l3_main_1_addrs, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 313 | .user = OCP_USER_MPU, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 314 | }; |
| 315 | |
| 316 | /* l3_main_1 slave ports */ |
| 317 | static struct omap_hwmod_ocp_if *omap44xx_l3_main_1_slaves[] = { |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 318 | &omap44xx_dsp__l3_main_1, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 319 | &omap44xx_dss__l3_main_1, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 320 | &omap44xx_l3_main_2__l3_main_1, |
| 321 | &omap44xx_l4_cfg__l3_main_1, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 322 | &omap44xx_mmc1__l3_main_1, |
| 323 | &omap44xx_mmc2__l3_main_1, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 324 | &omap44xx_mpu__l3_main_1, |
| 325 | }; |
| 326 | |
| 327 | static struct omap_hwmod omap44xx_l3_main_1_hwmod = { |
| 328 | .name = "l3_main_1", |
| 329 | .class = &omap44xx_l3_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 330 | .clkdm_name = "l3_1_clkdm", |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 331 | .mpu_irqs = omap44xx_l3_main_1_irqs, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 332 | .prcm = { |
| 333 | .omap4 = { |
| 334 | .clkctrl_offs = OMAP4_CM_L3_1_L3_1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 335 | .context_offs = OMAP4_RM_L3_1_L3_1_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 336 | }, |
| 337 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 338 | .slaves = omap44xx_l3_main_1_slaves, |
| 339 | .slaves_cnt = ARRAY_SIZE(omap44xx_l3_main_1_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 340 | }; |
| 341 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 342 | /* l3_main_2 */ |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 343 | /* dma_system -> l3_main_2 */ |
| 344 | static struct omap_hwmod_ocp_if omap44xx_dma_system__l3_main_2 = { |
| 345 | .master = &omap44xx_dma_system_hwmod, |
| 346 | .slave = &omap44xx_l3_main_2_hwmod, |
| 347 | .clk = "l3_div_ck", |
| 348 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 349 | }; |
| 350 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 351 | /* hsi -> l3_main_2 */ |
| 352 | static struct omap_hwmod_ocp_if omap44xx_hsi__l3_main_2 = { |
| 353 | .master = &omap44xx_hsi_hwmod, |
| 354 | .slave = &omap44xx_l3_main_2_hwmod, |
| 355 | .clk = "l3_div_ck", |
| 356 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 357 | }; |
| 358 | |
| 359 | /* ipu -> l3_main_2 */ |
| 360 | static struct omap_hwmod_ocp_if omap44xx_ipu__l3_main_2 = { |
| 361 | .master = &omap44xx_ipu_hwmod, |
| 362 | .slave = &omap44xx_l3_main_2_hwmod, |
| 363 | .clk = "l3_div_ck", |
| 364 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 365 | }; |
| 366 | |
| 367 | /* iss -> l3_main_2 */ |
| 368 | static struct omap_hwmod_ocp_if omap44xx_iss__l3_main_2 = { |
| 369 | .master = &omap44xx_iss_hwmod, |
| 370 | .slave = &omap44xx_l3_main_2_hwmod, |
| 371 | .clk = "l3_div_ck", |
| 372 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 373 | }; |
| 374 | |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 375 | /* iva -> l3_main_2 */ |
| 376 | static struct omap_hwmod_ocp_if omap44xx_iva__l3_main_2 = { |
| 377 | .master = &omap44xx_iva_hwmod, |
| 378 | .slave = &omap44xx_l3_main_2_hwmod, |
| 379 | .clk = "l3_div_ck", |
| 380 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 381 | }; |
| 382 | |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 383 | static struct omap_hwmod_addr_space omap44xx_l3_main_2_addrs[] = { |
| 384 | { |
| 385 | .pa_start = 0x44800000, |
| 386 | .pa_end = 0x44801fff, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 387 | .flags = ADDR_TYPE_RT |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 388 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 389 | { } |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 390 | }; |
| 391 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 392 | /* l3_main_1 -> l3_main_2 */ |
| 393 | static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l3_main_2 = { |
| 394 | .master = &omap44xx_l3_main_1_hwmod, |
| 395 | .slave = &omap44xx_l3_main_2_hwmod, |
| 396 | .clk = "l3_div_ck", |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 397 | .addr = omap44xx_l3_main_2_addrs, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 398 | .user = OCP_USER_MPU, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 399 | }; |
| 400 | |
| 401 | /* l4_cfg -> l3_main_2 */ |
| 402 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__l3_main_2 = { |
| 403 | .master = &omap44xx_l4_cfg_hwmod, |
| 404 | .slave = &omap44xx_l3_main_2_hwmod, |
| 405 | .clk = "l4_div_ck", |
| 406 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 407 | }; |
| 408 | |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 409 | /* usb_otg_hs -> l3_main_2 */ |
| 410 | static struct omap_hwmod_ocp_if omap44xx_usb_otg_hs__l3_main_2 = { |
| 411 | .master = &omap44xx_usb_otg_hs_hwmod, |
| 412 | .slave = &omap44xx_l3_main_2_hwmod, |
| 413 | .clk = "l3_div_ck", |
| 414 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 415 | }; |
| 416 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 417 | /* l3_main_2 slave ports */ |
| 418 | static struct omap_hwmod_ocp_if *omap44xx_l3_main_2_slaves[] = { |
Benoit Cousson | 531ce0d | 2010-12-20 18:27:19 -0800 | [diff] [blame] | 419 | &omap44xx_dma_system__l3_main_2, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 420 | &omap44xx_hsi__l3_main_2, |
| 421 | &omap44xx_ipu__l3_main_2, |
| 422 | &omap44xx_iss__l3_main_2, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 423 | &omap44xx_iva__l3_main_2, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 424 | &omap44xx_l3_main_1__l3_main_2, |
| 425 | &omap44xx_l4_cfg__l3_main_2, |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 426 | &omap44xx_usb_otg_hs__l3_main_2, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 427 | }; |
| 428 | |
| 429 | static struct omap_hwmod omap44xx_l3_main_2_hwmod = { |
| 430 | .name = "l3_main_2", |
| 431 | .class = &omap44xx_l3_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 432 | .clkdm_name = "l3_2_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 433 | .prcm = { |
| 434 | .omap4 = { |
| 435 | .clkctrl_offs = OMAP4_CM_L3_2_L3_2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 436 | .context_offs = OMAP4_RM_L3_2_L3_2_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 437 | }, |
| 438 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 439 | .slaves = omap44xx_l3_main_2_slaves, |
| 440 | .slaves_cnt = ARRAY_SIZE(omap44xx_l3_main_2_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 441 | }; |
| 442 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 443 | /* l3_main_3 */ |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 444 | static struct omap_hwmod_addr_space omap44xx_l3_main_3_addrs[] = { |
| 445 | { |
| 446 | .pa_start = 0x45000000, |
| 447 | .pa_end = 0x45000fff, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 448 | .flags = ADDR_TYPE_RT |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 449 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 450 | { } |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 451 | }; |
| 452 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 453 | /* l3_main_1 -> l3_main_3 */ |
| 454 | static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l3_main_3 = { |
| 455 | .master = &omap44xx_l3_main_1_hwmod, |
| 456 | .slave = &omap44xx_l3_main_3_hwmod, |
| 457 | .clk = "l3_div_ck", |
sricharan | c464523 | 2011-02-07 21:12:11 +0530 | [diff] [blame] | 458 | .addr = omap44xx_l3_main_3_addrs, |
Benoit Cousson | 9b4021b | 2011-07-09 19:14:27 -0600 | [diff] [blame] | 459 | .user = OCP_USER_MPU, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 460 | }; |
| 461 | |
| 462 | /* l3_main_2 -> l3_main_3 */ |
| 463 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__l3_main_3 = { |
| 464 | .master = &omap44xx_l3_main_2_hwmod, |
| 465 | .slave = &omap44xx_l3_main_3_hwmod, |
| 466 | .clk = "l3_div_ck", |
| 467 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 468 | }; |
| 469 | |
| 470 | /* l4_cfg -> l3_main_3 */ |
| 471 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__l3_main_3 = { |
| 472 | .master = &omap44xx_l4_cfg_hwmod, |
| 473 | .slave = &omap44xx_l3_main_3_hwmod, |
| 474 | .clk = "l4_div_ck", |
| 475 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 476 | }; |
| 477 | |
| 478 | /* l3_main_3 slave ports */ |
| 479 | static struct omap_hwmod_ocp_if *omap44xx_l3_main_3_slaves[] = { |
| 480 | &omap44xx_l3_main_1__l3_main_3, |
| 481 | &omap44xx_l3_main_2__l3_main_3, |
| 482 | &omap44xx_l4_cfg__l3_main_3, |
| 483 | }; |
| 484 | |
| 485 | static struct omap_hwmod omap44xx_l3_main_3_hwmod = { |
| 486 | .name = "l3_main_3", |
| 487 | .class = &omap44xx_l3_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 488 | .clkdm_name = "l3_instr_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 489 | .prcm = { |
| 490 | .omap4 = { |
| 491 | .clkctrl_offs = OMAP4_CM_L3INSTR_L3_3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 492 | .context_offs = OMAP4_RM_L3INSTR_L3_3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 493 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 494 | }, |
| 495 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 496 | .slaves = omap44xx_l3_main_3_slaves, |
| 497 | .slaves_cnt = ARRAY_SIZE(omap44xx_l3_main_3_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 498 | }; |
| 499 | |
| 500 | /* |
| 501 | * 'l4' class |
| 502 | * instance(s): l4_abe, l4_cfg, l4_per, l4_wkup |
| 503 | */ |
| 504 | static struct omap_hwmod_class omap44xx_l4_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 505 | .name = "l4", |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 506 | }; |
| 507 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 508 | /* l4_abe */ |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 509 | /* aess -> l4_abe */ |
| 510 | static struct omap_hwmod_ocp_if omap44xx_aess__l4_abe = { |
| 511 | .master = &omap44xx_aess_hwmod, |
| 512 | .slave = &omap44xx_l4_abe_hwmod, |
| 513 | .clk = "ocp_abe_iclk", |
| 514 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 515 | }; |
| 516 | |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 517 | /* dsp -> l4_abe */ |
| 518 | static struct omap_hwmod_ocp_if omap44xx_dsp__l4_abe = { |
| 519 | .master = &omap44xx_dsp_hwmod, |
| 520 | .slave = &omap44xx_l4_abe_hwmod, |
| 521 | .clk = "ocp_abe_iclk", |
| 522 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 523 | }; |
| 524 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 525 | /* l3_main_1 -> l4_abe */ |
| 526 | static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l4_abe = { |
| 527 | .master = &omap44xx_l3_main_1_hwmod, |
| 528 | .slave = &omap44xx_l4_abe_hwmod, |
| 529 | .clk = "l3_div_ck", |
| 530 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 531 | }; |
| 532 | |
| 533 | /* mpu -> l4_abe */ |
| 534 | static struct omap_hwmod_ocp_if omap44xx_mpu__l4_abe = { |
| 535 | .master = &omap44xx_mpu_hwmod, |
| 536 | .slave = &omap44xx_l4_abe_hwmod, |
| 537 | .clk = "ocp_abe_iclk", |
| 538 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 539 | }; |
| 540 | |
| 541 | /* l4_abe slave ports */ |
| 542 | static struct omap_hwmod_ocp_if *omap44xx_l4_abe_slaves[] = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 543 | &omap44xx_aess__l4_abe, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 544 | &omap44xx_dsp__l4_abe, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 545 | &omap44xx_l3_main_1__l4_abe, |
| 546 | &omap44xx_mpu__l4_abe, |
| 547 | }; |
| 548 | |
| 549 | static struct omap_hwmod omap44xx_l4_abe_hwmod = { |
| 550 | .name = "l4_abe", |
| 551 | .class = &omap44xx_l4_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 552 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 553 | .prcm = { |
| 554 | .omap4 = { |
| 555 | .clkctrl_offs = OMAP4_CM1_ABE_L4ABE_CLKCTRL_OFFSET, |
| 556 | }, |
| 557 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 558 | .slaves = omap44xx_l4_abe_slaves, |
| 559 | .slaves_cnt = ARRAY_SIZE(omap44xx_l4_abe_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 560 | }; |
| 561 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 562 | /* l4_cfg */ |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 563 | /* l3_main_1 -> l4_cfg */ |
| 564 | static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l4_cfg = { |
| 565 | .master = &omap44xx_l3_main_1_hwmod, |
| 566 | .slave = &omap44xx_l4_cfg_hwmod, |
| 567 | .clk = "l3_div_ck", |
| 568 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 569 | }; |
| 570 | |
| 571 | /* l4_cfg slave ports */ |
| 572 | static struct omap_hwmod_ocp_if *omap44xx_l4_cfg_slaves[] = { |
| 573 | &omap44xx_l3_main_1__l4_cfg, |
| 574 | }; |
| 575 | |
| 576 | static struct omap_hwmod omap44xx_l4_cfg_hwmod = { |
| 577 | .name = "l4_cfg", |
| 578 | .class = &omap44xx_l4_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 579 | .clkdm_name = "l4_cfg_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 580 | .prcm = { |
| 581 | .omap4 = { |
| 582 | .clkctrl_offs = OMAP4_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 583 | .context_offs = OMAP4_RM_L4CFG_L4_CFG_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 584 | }, |
| 585 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 586 | .slaves = omap44xx_l4_cfg_slaves, |
| 587 | .slaves_cnt = ARRAY_SIZE(omap44xx_l4_cfg_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 588 | }; |
| 589 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 590 | /* l4_per */ |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 591 | /* l3_main_2 -> l4_per */ |
| 592 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__l4_per = { |
| 593 | .master = &omap44xx_l3_main_2_hwmod, |
| 594 | .slave = &omap44xx_l4_per_hwmod, |
| 595 | .clk = "l3_div_ck", |
| 596 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 597 | }; |
| 598 | |
| 599 | /* l4_per slave ports */ |
| 600 | static struct omap_hwmod_ocp_if *omap44xx_l4_per_slaves[] = { |
| 601 | &omap44xx_l3_main_2__l4_per, |
| 602 | }; |
| 603 | |
| 604 | static struct omap_hwmod omap44xx_l4_per_hwmod = { |
| 605 | .name = "l4_per", |
| 606 | .class = &omap44xx_l4_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 607 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 608 | .prcm = { |
| 609 | .omap4 = { |
| 610 | .clkctrl_offs = OMAP4_CM_L4PER_L4PER_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 611 | .context_offs = OMAP4_RM_L4PER_L4_PER_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 612 | }, |
| 613 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 614 | .slaves = omap44xx_l4_per_slaves, |
| 615 | .slaves_cnt = ARRAY_SIZE(omap44xx_l4_per_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 616 | }; |
| 617 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 618 | /* l4_wkup */ |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 619 | /* l4_cfg -> l4_wkup */ |
| 620 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__l4_wkup = { |
| 621 | .master = &omap44xx_l4_cfg_hwmod, |
| 622 | .slave = &omap44xx_l4_wkup_hwmod, |
| 623 | .clk = "l4_div_ck", |
| 624 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 625 | }; |
| 626 | |
| 627 | /* l4_wkup slave ports */ |
| 628 | static struct omap_hwmod_ocp_if *omap44xx_l4_wkup_slaves[] = { |
| 629 | &omap44xx_l4_cfg__l4_wkup, |
| 630 | }; |
| 631 | |
| 632 | static struct omap_hwmod omap44xx_l4_wkup_hwmod = { |
| 633 | .name = "l4_wkup", |
| 634 | .class = &omap44xx_l4_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 635 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 636 | .prcm = { |
| 637 | .omap4 = { |
| 638 | .clkctrl_offs = OMAP4_CM_WKUP_L4WKUP_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 639 | .context_offs = OMAP4_RM_WKUP_L4WKUP_CONTEXT_OFFSET, |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 640 | }, |
| 641 | }, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 642 | .slaves = omap44xx_l4_wkup_slaves, |
| 643 | .slaves_cnt = ARRAY_SIZE(omap44xx_l4_wkup_slaves), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 644 | }; |
| 645 | |
| 646 | /* |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 647 | * 'mpu_bus' class |
| 648 | * instance(s): mpu_private |
| 649 | */ |
| 650 | static struct omap_hwmod_class omap44xx_mpu_bus_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 651 | .name = "mpu_bus", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 652 | }; |
| 653 | |
Benoit Cousson | 7e69ed9 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 654 | /* mpu_private */ |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 655 | /* mpu -> mpu_private */ |
| 656 | static struct omap_hwmod_ocp_if omap44xx_mpu__mpu_private = { |
| 657 | .master = &omap44xx_mpu_hwmod, |
| 658 | .slave = &omap44xx_mpu_private_hwmod, |
| 659 | .clk = "l3_div_ck", |
| 660 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 661 | }; |
| 662 | |
| 663 | /* mpu_private slave ports */ |
| 664 | static struct omap_hwmod_ocp_if *omap44xx_mpu_private_slaves[] = { |
| 665 | &omap44xx_mpu__mpu_private, |
| 666 | }; |
| 667 | |
| 668 | static struct omap_hwmod omap44xx_mpu_private_hwmod = { |
| 669 | .name = "mpu_private", |
| 670 | .class = &omap44xx_mpu_bus_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 671 | .clkdm_name = "mpuss_clkdm", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 672 | .slaves = omap44xx_mpu_private_slaves, |
| 673 | .slaves_cnt = ARRAY_SIZE(omap44xx_mpu_private_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 674 | }; |
| 675 | |
| 676 | /* |
| 677 | * Modules omap_hwmod structures |
| 678 | * |
| 679 | * The following IPs are excluded for the moment because: |
| 680 | * - They do not need an explicit SW control using omap_hwmod API. |
| 681 | * - They still need to be validated with the driver |
| 682 | * properly adapted to omap_hwmod / omap_device |
| 683 | * |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 684 | * c2c |
| 685 | * c2c_target_fw |
| 686 | * cm_core |
| 687 | * cm_core_aon |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 688 | * ctrl_module_core |
| 689 | * ctrl_module_pad_core |
| 690 | * ctrl_module_pad_wkup |
| 691 | * ctrl_module_wkup |
| 692 | * debugss |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 693 | * efuse_ctrl_cust |
| 694 | * efuse_ctrl_std |
| 695 | * elm |
| 696 | * emif1 |
| 697 | * emif2 |
| 698 | * fdif |
| 699 | * gpmc |
| 700 | * gpu |
| 701 | * hdq1w |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 702 | * mcasp |
| 703 | * mpu_c0 |
| 704 | * mpu_c1 |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 705 | * ocmc_ram |
| 706 | * ocp2scp_usb_phy |
| 707 | * ocp_wp_noc |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 708 | * prcm_mpu |
| 709 | * prm |
| 710 | * scrm |
| 711 | * sl2if |
| 712 | * slimbus1 |
| 713 | * slimbus2 |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 714 | * usb_host_fs |
| 715 | * usb_host_hs |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 716 | * usb_phy_cm |
| 717 | * usb_tll_hs |
| 718 | * usim |
| 719 | */ |
| 720 | |
| 721 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 722 | * 'aess' class |
| 723 | * audio engine sub system |
| 724 | */ |
| 725 | |
| 726 | static struct omap_hwmod_class_sysconfig omap44xx_aess_sysc = { |
| 727 | .rev_offs = 0x0000, |
| 728 | .sysc_offs = 0x0010, |
| 729 | .sysc_flags = (SYSC_HAS_MIDLEMODE | SYSC_HAS_SIDLEMODE), |
| 730 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
Benoit Cousson | c614ebf | 2011-07-01 22:54:01 +0200 | [diff] [blame] | 731 | MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART | |
| 732 | MSTANDBY_SMART_WKUP), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 733 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 734 | }; |
| 735 | |
| 736 | static struct omap_hwmod_class omap44xx_aess_hwmod_class = { |
| 737 | .name = "aess", |
| 738 | .sysc = &omap44xx_aess_sysc, |
| 739 | }; |
| 740 | |
| 741 | /* aess */ |
| 742 | static struct omap_hwmod_irq_info omap44xx_aess_irqs[] = { |
| 743 | { .irq = 99 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 744 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 745 | }; |
| 746 | |
| 747 | static struct omap_hwmod_dma_info omap44xx_aess_sdma_reqs[] = { |
| 748 | { .name = "fifo0", .dma_req = 100 + OMAP44XX_DMA_REQ_START }, |
| 749 | { .name = "fifo1", .dma_req = 101 + OMAP44XX_DMA_REQ_START }, |
| 750 | { .name = "fifo2", .dma_req = 102 + OMAP44XX_DMA_REQ_START }, |
| 751 | { .name = "fifo3", .dma_req = 103 + OMAP44XX_DMA_REQ_START }, |
| 752 | { .name = "fifo4", .dma_req = 104 + OMAP44XX_DMA_REQ_START }, |
| 753 | { .name = "fifo5", .dma_req = 105 + OMAP44XX_DMA_REQ_START }, |
| 754 | { .name = "fifo6", .dma_req = 106 + OMAP44XX_DMA_REQ_START }, |
| 755 | { .name = "fifo7", .dma_req = 107 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 756 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 757 | }; |
| 758 | |
| 759 | /* aess master ports */ |
| 760 | static struct omap_hwmod_ocp_if *omap44xx_aess_masters[] = { |
| 761 | &omap44xx_aess__l4_abe, |
| 762 | }; |
| 763 | |
| 764 | static struct omap_hwmod_addr_space omap44xx_aess_addrs[] = { |
| 765 | { |
Sebastien Guiriec | c6a6eb9 | 2011-03-03 15:20:41 +0100 | [diff] [blame] | 766 | .name = "dmem", |
| 767 | .pa_start = 0x40180000, |
| 768 | .pa_end = 0x4018ffff |
| 769 | }, |
| 770 | { |
| 771 | .name = "cmem", |
| 772 | .pa_start = 0x401a0000, |
| 773 | .pa_end = 0x401a1fff |
| 774 | }, |
| 775 | { |
| 776 | .name = "smem", |
| 777 | .pa_start = 0x401c0000, |
| 778 | .pa_end = 0x401c5fff |
| 779 | }, |
| 780 | { |
| 781 | .name = "pmem", |
| 782 | .pa_start = 0x401e0000, |
| 783 | .pa_end = 0x401e1fff |
| 784 | }, |
| 785 | { |
| 786 | .name = "mpu", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 787 | .pa_start = 0x401f1000, |
| 788 | .pa_end = 0x401f13ff, |
| 789 | .flags = ADDR_TYPE_RT |
| 790 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 791 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 792 | }; |
| 793 | |
| 794 | /* l4_abe -> aess */ |
| 795 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__aess = { |
| 796 | .master = &omap44xx_l4_abe_hwmod, |
| 797 | .slave = &omap44xx_aess_hwmod, |
| 798 | .clk = "ocp_abe_iclk", |
| 799 | .addr = omap44xx_aess_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 800 | .user = OCP_USER_MPU, |
| 801 | }; |
| 802 | |
| 803 | static struct omap_hwmod_addr_space omap44xx_aess_dma_addrs[] = { |
| 804 | { |
Sebastien Guiriec | c6a6eb9 | 2011-03-03 15:20:41 +0100 | [diff] [blame] | 805 | .name = "dmem_dma", |
| 806 | .pa_start = 0x49080000, |
| 807 | .pa_end = 0x4908ffff |
| 808 | }, |
| 809 | { |
| 810 | .name = "cmem_dma", |
| 811 | .pa_start = 0x490a0000, |
| 812 | .pa_end = 0x490a1fff |
| 813 | }, |
| 814 | { |
| 815 | .name = "smem_dma", |
| 816 | .pa_start = 0x490c0000, |
| 817 | .pa_end = 0x490c5fff |
| 818 | }, |
| 819 | { |
| 820 | .name = "pmem_dma", |
| 821 | .pa_start = 0x490e0000, |
| 822 | .pa_end = 0x490e1fff |
| 823 | }, |
| 824 | { |
| 825 | .name = "dma", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 826 | .pa_start = 0x490f1000, |
| 827 | .pa_end = 0x490f13ff, |
| 828 | .flags = ADDR_TYPE_RT |
| 829 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 830 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 831 | }; |
| 832 | |
| 833 | /* l4_abe -> aess (dma) */ |
| 834 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__aess_dma = { |
| 835 | .master = &omap44xx_l4_abe_hwmod, |
| 836 | .slave = &omap44xx_aess_hwmod, |
| 837 | .clk = "ocp_abe_iclk", |
| 838 | .addr = omap44xx_aess_dma_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 839 | .user = OCP_USER_SDMA, |
| 840 | }; |
| 841 | |
| 842 | /* aess slave ports */ |
| 843 | static struct omap_hwmod_ocp_if *omap44xx_aess_slaves[] = { |
| 844 | &omap44xx_l4_abe__aess, |
| 845 | &omap44xx_l4_abe__aess_dma, |
| 846 | }; |
| 847 | |
| 848 | static struct omap_hwmod omap44xx_aess_hwmod = { |
| 849 | .name = "aess", |
| 850 | .class = &omap44xx_aess_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 851 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 852 | .mpu_irqs = omap44xx_aess_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 853 | .sdma_reqs = omap44xx_aess_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 854 | .main_clk = "aess_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 855 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 856 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 857 | .clkctrl_offs = OMAP4_CM1_ABE_AESS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 858 | .context_offs = OMAP4_RM_ABE_AESS_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 859 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 860 | }, |
| 861 | }, |
| 862 | .slaves = omap44xx_aess_slaves, |
| 863 | .slaves_cnt = ARRAY_SIZE(omap44xx_aess_slaves), |
| 864 | .masters = omap44xx_aess_masters, |
| 865 | .masters_cnt = ARRAY_SIZE(omap44xx_aess_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 866 | }; |
| 867 | |
| 868 | /* |
| 869 | * 'bandgap' class |
| 870 | * bangap reference for ldo regulators |
| 871 | */ |
| 872 | |
| 873 | static struct omap_hwmod_class omap44xx_bandgap_hwmod_class = { |
| 874 | .name = "bandgap", |
| 875 | }; |
| 876 | |
| 877 | /* bandgap */ |
| 878 | static struct omap_hwmod_opt_clk bandgap_opt_clks[] = { |
| 879 | { .role = "fclk", .clk = "bandgap_fclk" }, |
| 880 | }; |
| 881 | |
| 882 | static struct omap_hwmod omap44xx_bandgap_hwmod = { |
| 883 | .name = "bandgap", |
| 884 | .class = &omap44xx_bandgap_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 885 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 886 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 887 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 888 | .clkctrl_offs = OMAP4_CM_WKUP_BANDGAP_CLKCTRL_OFFSET, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 889 | }, |
| 890 | }, |
| 891 | .opt_clks = bandgap_opt_clks, |
| 892 | .opt_clks_cnt = ARRAY_SIZE(bandgap_opt_clks), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 893 | }; |
| 894 | |
| 895 | /* |
| 896 | * 'counter' class |
| 897 | * 32-bit ordinary counter, clocked by the falling edge of the 32 khz clock |
| 898 | */ |
| 899 | |
| 900 | static struct omap_hwmod_class_sysconfig omap44xx_counter_sysc = { |
| 901 | .rev_offs = 0x0000, |
| 902 | .sysc_offs = 0x0004, |
| 903 | .sysc_flags = SYSC_HAS_SIDLEMODE, |
| 904 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 905 | SIDLE_SMART_WKUP), |
| 906 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 907 | }; |
| 908 | |
| 909 | static struct omap_hwmod_class omap44xx_counter_hwmod_class = { |
| 910 | .name = "counter", |
| 911 | .sysc = &omap44xx_counter_sysc, |
| 912 | }; |
| 913 | |
| 914 | /* counter_32k */ |
| 915 | static struct omap_hwmod omap44xx_counter_32k_hwmod; |
| 916 | static struct omap_hwmod_addr_space omap44xx_counter_32k_addrs[] = { |
| 917 | { |
| 918 | .pa_start = 0x4a304000, |
| 919 | .pa_end = 0x4a30401f, |
| 920 | .flags = ADDR_TYPE_RT |
| 921 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 922 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 923 | }; |
| 924 | |
| 925 | /* l4_wkup -> counter_32k */ |
| 926 | static struct omap_hwmod_ocp_if omap44xx_l4_wkup__counter_32k = { |
| 927 | .master = &omap44xx_l4_wkup_hwmod, |
| 928 | .slave = &omap44xx_counter_32k_hwmod, |
| 929 | .clk = "l4_wkup_clk_mux_ck", |
| 930 | .addr = omap44xx_counter_32k_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 931 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 932 | }; |
| 933 | |
| 934 | /* counter_32k slave ports */ |
| 935 | static struct omap_hwmod_ocp_if *omap44xx_counter_32k_slaves[] = { |
| 936 | &omap44xx_l4_wkup__counter_32k, |
| 937 | }; |
| 938 | |
| 939 | static struct omap_hwmod omap44xx_counter_32k_hwmod = { |
| 940 | .name = "counter_32k", |
| 941 | .class = &omap44xx_counter_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 942 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 943 | .flags = HWMOD_SWSUP_SIDLE, |
| 944 | .main_clk = "sys_32k_ck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 945 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 946 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 947 | .clkctrl_offs = OMAP4_CM_WKUP_SYNCTIMER_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 948 | .context_offs = OMAP4_RM_WKUP_SYNCTIMER_CONTEXT_OFFSET, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 949 | }, |
| 950 | }, |
| 951 | .slaves = omap44xx_counter_32k_slaves, |
| 952 | .slaves_cnt = ARRAY_SIZE(omap44xx_counter_32k_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 953 | }; |
| 954 | |
| 955 | /* |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 956 | * 'dma' class |
| 957 | * dma controller for data exchange between memory to memory (i.e. internal or |
| 958 | * external memory) and gp peripherals to memory or memory to gp peripherals |
| 959 | */ |
| 960 | |
| 961 | static struct omap_hwmod_class_sysconfig omap44xx_dma_sysc = { |
| 962 | .rev_offs = 0x0000, |
| 963 | .sysc_offs = 0x002c, |
| 964 | .syss_offs = 0x0028, |
| 965 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 966 | SYSC_HAS_EMUFREE | SYSC_HAS_MIDLEMODE | |
| 967 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 968 | SYSS_HAS_RESET_STATUS), |
| 969 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 970 | MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART), |
| 971 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 972 | }; |
| 973 | |
| 974 | static struct omap_hwmod_class omap44xx_dma_hwmod_class = { |
| 975 | .name = "dma", |
| 976 | .sysc = &omap44xx_dma_sysc, |
| 977 | }; |
| 978 | |
| 979 | /* dma dev_attr */ |
| 980 | static struct omap_dma_dev_attr dma_dev_attr = { |
| 981 | .dev_caps = RESERVE_CHANNEL | DMA_LINKED_LCH | GLOBAL_PRIORITY | |
| 982 | IS_CSSA_32 | IS_CDSA_32 | IS_RW_PRIORITY, |
| 983 | .lch_count = 32, |
| 984 | }; |
| 985 | |
| 986 | /* dma_system */ |
| 987 | static struct omap_hwmod_irq_info omap44xx_dma_system_irqs[] = { |
| 988 | { .name = "0", .irq = 12 + OMAP44XX_IRQ_GIC_START }, |
| 989 | { .name = "1", .irq = 13 + OMAP44XX_IRQ_GIC_START }, |
| 990 | { .name = "2", .irq = 14 + OMAP44XX_IRQ_GIC_START }, |
| 991 | { .name = "3", .irq = 15 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 992 | { .irq = -1 } |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 993 | }; |
| 994 | |
| 995 | /* dma_system master ports */ |
| 996 | static struct omap_hwmod_ocp_if *omap44xx_dma_system_masters[] = { |
| 997 | &omap44xx_dma_system__l3_main_2, |
| 998 | }; |
| 999 | |
| 1000 | static struct omap_hwmod_addr_space omap44xx_dma_system_addrs[] = { |
| 1001 | { |
| 1002 | .pa_start = 0x4a056000, |
Benoit Cousson | 1286eeb | 2011-04-19 10:15:36 -0600 | [diff] [blame] | 1003 | .pa_end = 0x4a056fff, |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1004 | .flags = ADDR_TYPE_RT |
| 1005 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1006 | { } |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1007 | }; |
| 1008 | |
| 1009 | /* l4_cfg -> dma_system */ |
| 1010 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__dma_system = { |
| 1011 | .master = &omap44xx_l4_cfg_hwmod, |
| 1012 | .slave = &omap44xx_dma_system_hwmod, |
| 1013 | .clk = "l4_div_ck", |
| 1014 | .addr = omap44xx_dma_system_addrs, |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1015 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 1016 | }; |
| 1017 | |
| 1018 | /* dma_system slave ports */ |
| 1019 | static struct omap_hwmod_ocp_if *omap44xx_dma_system_slaves[] = { |
| 1020 | &omap44xx_l4_cfg__dma_system, |
| 1021 | }; |
| 1022 | |
| 1023 | static struct omap_hwmod omap44xx_dma_system_hwmod = { |
| 1024 | .name = "dma_system", |
| 1025 | .class = &omap44xx_dma_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1026 | .clkdm_name = "l3_dma_clkdm", |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1027 | .mpu_irqs = omap44xx_dma_system_irqs, |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1028 | .main_clk = "l3_div_ck", |
| 1029 | .prcm = { |
| 1030 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1031 | .clkctrl_offs = OMAP4_CM_SDMA_SDMA_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1032 | .context_offs = OMAP4_RM_SDMA_SDMA_CONTEXT_OFFSET, |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1033 | }, |
| 1034 | }, |
| 1035 | .dev_attr = &dma_dev_attr, |
| 1036 | .slaves = omap44xx_dma_system_slaves, |
| 1037 | .slaves_cnt = ARRAY_SIZE(omap44xx_dma_system_slaves), |
| 1038 | .masters = omap44xx_dma_system_masters, |
| 1039 | .masters_cnt = ARRAY_SIZE(omap44xx_dma_system_masters), |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 1040 | }; |
| 1041 | |
| 1042 | /* |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1043 | * 'dmic' class |
| 1044 | * digital microphone controller |
| 1045 | */ |
| 1046 | |
| 1047 | static struct omap_hwmod_class_sysconfig omap44xx_dmic_sysc = { |
| 1048 | .rev_offs = 0x0000, |
| 1049 | .sysc_offs = 0x0010, |
| 1050 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_RESET_STATUS | |
| 1051 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 1052 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 1053 | SIDLE_SMART_WKUP), |
| 1054 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 1055 | }; |
| 1056 | |
| 1057 | static struct omap_hwmod_class omap44xx_dmic_hwmod_class = { |
| 1058 | .name = "dmic", |
| 1059 | .sysc = &omap44xx_dmic_sysc, |
| 1060 | }; |
| 1061 | |
| 1062 | /* dmic */ |
| 1063 | static struct omap_hwmod omap44xx_dmic_hwmod; |
| 1064 | static struct omap_hwmod_irq_info omap44xx_dmic_irqs[] = { |
| 1065 | { .irq = 114 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1066 | { .irq = -1 } |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1067 | }; |
| 1068 | |
| 1069 | static struct omap_hwmod_dma_info omap44xx_dmic_sdma_reqs[] = { |
| 1070 | { .dma_req = 66 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1071 | { .dma_req = -1 } |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1072 | }; |
| 1073 | |
| 1074 | static struct omap_hwmod_addr_space omap44xx_dmic_addrs[] = { |
| 1075 | { |
Peter Ujfalusi | 6af486e | 2011-11-28 15:45:39 +0200 | [diff] [blame] | 1076 | .name = "mpu", |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1077 | .pa_start = 0x4012e000, |
| 1078 | .pa_end = 0x4012e07f, |
| 1079 | .flags = ADDR_TYPE_RT |
| 1080 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1081 | { } |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1082 | }; |
| 1083 | |
| 1084 | /* l4_abe -> dmic */ |
| 1085 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__dmic = { |
| 1086 | .master = &omap44xx_l4_abe_hwmod, |
| 1087 | .slave = &omap44xx_dmic_hwmod, |
| 1088 | .clk = "ocp_abe_iclk", |
| 1089 | .addr = omap44xx_dmic_addrs, |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1090 | .user = OCP_USER_MPU, |
| 1091 | }; |
| 1092 | |
| 1093 | static struct omap_hwmod_addr_space omap44xx_dmic_dma_addrs[] = { |
| 1094 | { |
Peter Ujfalusi | 6af486e | 2011-11-28 15:45:39 +0200 | [diff] [blame] | 1095 | .name = "dma", |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1096 | .pa_start = 0x4902e000, |
| 1097 | .pa_end = 0x4902e07f, |
| 1098 | .flags = ADDR_TYPE_RT |
| 1099 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1100 | { } |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1101 | }; |
| 1102 | |
| 1103 | /* l4_abe -> dmic (dma) */ |
| 1104 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__dmic_dma = { |
| 1105 | .master = &omap44xx_l4_abe_hwmod, |
| 1106 | .slave = &omap44xx_dmic_hwmod, |
| 1107 | .clk = "ocp_abe_iclk", |
| 1108 | .addr = omap44xx_dmic_dma_addrs, |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1109 | .user = OCP_USER_SDMA, |
| 1110 | }; |
| 1111 | |
| 1112 | /* dmic slave ports */ |
| 1113 | static struct omap_hwmod_ocp_if *omap44xx_dmic_slaves[] = { |
| 1114 | &omap44xx_l4_abe__dmic, |
| 1115 | &omap44xx_l4_abe__dmic_dma, |
| 1116 | }; |
| 1117 | |
| 1118 | static struct omap_hwmod omap44xx_dmic_hwmod = { |
| 1119 | .name = "dmic", |
| 1120 | .class = &omap44xx_dmic_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1121 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1122 | .mpu_irqs = omap44xx_dmic_irqs, |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1123 | .sdma_reqs = omap44xx_dmic_sdma_reqs, |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1124 | .main_clk = "dmic_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 1125 | .prcm = { |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1126 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1127 | .clkctrl_offs = OMAP4_CM1_ABE_DMIC_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1128 | .context_offs = OMAP4_RM_ABE_DMIC_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1129 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1130 | }, |
| 1131 | }, |
| 1132 | .slaves = omap44xx_dmic_slaves, |
| 1133 | .slaves_cnt = ARRAY_SIZE(omap44xx_dmic_slaves), |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 1134 | }; |
| 1135 | |
| 1136 | /* |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1137 | * 'dsp' class |
| 1138 | * dsp sub-system |
| 1139 | */ |
| 1140 | |
| 1141 | static struct omap_hwmod_class omap44xx_dsp_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 1142 | .name = "dsp", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1143 | }; |
| 1144 | |
| 1145 | /* dsp */ |
| 1146 | static struct omap_hwmod_irq_info omap44xx_dsp_irqs[] = { |
| 1147 | { .irq = 28 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1148 | { .irq = -1 } |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1149 | }; |
| 1150 | |
| 1151 | static struct omap_hwmod_rst_info omap44xx_dsp_resets[] = { |
| 1152 | { .name = "mmu_cache", .rst_shift = 1 }, |
| 1153 | }; |
| 1154 | |
| 1155 | static struct omap_hwmod_rst_info omap44xx_dsp_c0_resets[] = { |
| 1156 | { .name = "dsp", .rst_shift = 0 }, |
| 1157 | }; |
| 1158 | |
| 1159 | /* dsp -> iva */ |
| 1160 | static struct omap_hwmod_ocp_if omap44xx_dsp__iva = { |
| 1161 | .master = &omap44xx_dsp_hwmod, |
| 1162 | .slave = &omap44xx_iva_hwmod, |
| 1163 | .clk = "dpll_iva_m5x2_ck", |
| 1164 | }; |
| 1165 | |
| 1166 | /* dsp master ports */ |
| 1167 | static struct omap_hwmod_ocp_if *omap44xx_dsp_masters[] = { |
| 1168 | &omap44xx_dsp__l3_main_1, |
| 1169 | &omap44xx_dsp__l4_abe, |
| 1170 | &omap44xx_dsp__iva, |
| 1171 | }; |
| 1172 | |
| 1173 | /* l4_cfg -> dsp */ |
| 1174 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__dsp = { |
| 1175 | .master = &omap44xx_l4_cfg_hwmod, |
| 1176 | .slave = &omap44xx_dsp_hwmod, |
| 1177 | .clk = "l4_div_ck", |
| 1178 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 1179 | }; |
| 1180 | |
| 1181 | /* dsp slave ports */ |
| 1182 | static struct omap_hwmod_ocp_if *omap44xx_dsp_slaves[] = { |
| 1183 | &omap44xx_l4_cfg__dsp, |
| 1184 | }; |
| 1185 | |
| 1186 | /* Pseudo hwmod for reset control purpose only */ |
| 1187 | static struct omap_hwmod omap44xx_dsp_c0_hwmod = { |
| 1188 | .name = "dsp_c0", |
| 1189 | .class = &omap44xx_dsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1190 | .clkdm_name = "tesla_clkdm", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1191 | .flags = HWMOD_INIT_NO_RESET, |
| 1192 | .rst_lines = omap44xx_dsp_c0_resets, |
| 1193 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_dsp_c0_resets), |
| 1194 | .prcm = { |
| 1195 | .omap4 = { |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 1196 | .rstctrl_offs = OMAP4_RM_TESLA_RSTCTRL_OFFSET, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1197 | }, |
| 1198 | }, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1199 | }; |
| 1200 | |
| 1201 | static struct omap_hwmod omap44xx_dsp_hwmod = { |
| 1202 | .name = "dsp", |
| 1203 | .class = &omap44xx_dsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1204 | .clkdm_name = "tesla_clkdm", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1205 | .mpu_irqs = omap44xx_dsp_irqs, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1206 | .rst_lines = omap44xx_dsp_resets, |
| 1207 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_dsp_resets), |
| 1208 | .main_clk = "dsp_fck", |
| 1209 | .prcm = { |
| 1210 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1211 | .clkctrl_offs = OMAP4_CM_TESLA_TESLA_CLKCTRL_OFFSET, |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 1212 | .rstctrl_offs = OMAP4_RM_TESLA_RSTCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1213 | .context_offs = OMAP4_RM_TESLA_TESLA_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1214 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1215 | }, |
| 1216 | }, |
| 1217 | .slaves = omap44xx_dsp_slaves, |
| 1218 | .slaves_cnt = ARRAY_SIZE(omap44xx_dsp_slaves), |
| 1219 | .masters = omap44xx_dsp_masters, |
| 1220 | .masters_cnt = ARRAY_SIZE(omap44xx_dsp_masters), |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1221 | }; |
| 1222 | |
| 1223 | /* |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1224 | * 'dss' class |
| 1225 | * display sub-system |
| 1226 | */ |
| 1227 | |
| 1228 | static struct omap_hwmod_class_sysconfig omap44xx_dss_sysc = { |
| 1229 | .rev_offs = 0x0000, |
| 1230 | .syss_offs = 0x0014, |
| 1231 | .sysc_flags = SYSS_HAS_RESET_STATUS, |
| 1232 | }; |
| 1233 | |
| 1234 | static struct omap_hwmod_class omap44xx_dss_hwmod_class = { |
| 1235 | .name = "dss", |
| 1236 | .sysc = &omap44xx_dss_sysc, |
Tomi Valkeinen | 13662dc | 2011-11-08 03:16:13 -0700 | [diff] [blame] | 1237 | .reset = omap_dss_reset, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1238 | }; |
| 1239 | |
| 1240 | /* dss */ |
| 1241 | /* dss master ports */ |
| 1242 | static struct omap_hwmod_ocp_if *omap44xx_dss_masters[] = { |
| 1243 | &omap44xx_dss__l3_main_1, |
| 1244 | }; |
| 1245 | |
| 1246 | static struct omap_hwmod_addr_space omap44xx_dss_dma_addrs[] = { |
| 1247 | { |
| 1248 | .pa_start = 0x58000000, |
| 1249 | .pa_end = 0x5800007f, |
| 1250 | .flags = ADDR_TYPE_RT |
| 1251 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1252 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1253 | }; |
| 1254 | |
| 1255 | /* l3_main_2 -> dss */ |
| 1256 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss = { |
| 1257 | .master = &omap44xx_l3_main_2_hwmod, |
| 1258 | .slave = &omap44xx_dss_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1259 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1260 | .addr = omap44xx_dss_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1261 | .user = OCP_USER_SDMA, |
| 1262 | }; |
| 1263 | |
| 1264 | static struct omap_hwmod_addr_space omap44xx_dss_addrs[] = { |
| 1265 | { |
| 1266 | .pa_start = 0x48040000, |
| 1267 | .pa_end = 0x4804007f, |
| 1268 | .flags = ADDR_TYPE_RT |
| 1269 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1270 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1271 | }; |
| 1272 | |
| 1273 | /* l4_per -> dss */ |
| 1274 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss = { |
| 1275 | .master = &omap44xx_l4_per_hwmod, |
| 1276 | .slave = &omap44xx_dss_hwmod, |
| 1277 | .clk = "l4_div_ck", |
| 1278 | .addr = omap44xx_dss_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1279 | .user = OCP_USER_MPU, |
| 1280 | }; |
| 1281 | |
| 1282 | /* dss slave ports */ |
| 1283 | static struct omap_hwmod_ocp_if *omap44xx_dss_slaves[] = { |
| 1284 | &omap44xx_l3_main_2__dss, |
| 1285 | &omap44xx_l4_per__dss, |
| 1286 | }; |
| 1287 | |
| 1288 | static struct omap_hwmod_opt_clk dss_opt_clks[] = { |
| 1289 | { .role = "sys_clk", .clk = "dss_sys_clk" }, |
| 1290 | { .role = "tv_clk", .clk = "dss_tv_clk" }, |
Tomi Valkeinen | 4d0698d | 2011-11-08 03:16:12 -0700 | [diff] [blame] | 1291 | { .role = "hdmi_clk", .clk = "dss_48mhz_clk" }, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1292 | }; |
| 1293 | |
| 1294 | static struct omap_hwmod omap44xx_dss_hwmod = { |
| 1295 | .name = "dss_core", |
Tomi Valkeinen | 37ad085 | 2011-11-08 03:16:11 -0700 | [diff] [blame] | 1296 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1297 | .class = &omap44xx_dss_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1298 | .clkdm_name = "l3_dss_clkdm", |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1299 | .main_clk = "dss_dss_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1300 | .prcm = { |
| 1301 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1302 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1303 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1304 | }, |
| 1305 | }, |
| 1306 | .opt_clks = dss_opt_clks, |
| 1307 | .opt_clks_cnt = ARRAY_SIZE(dss_opt_clks), |
| 1308 | .slaves = omap44xx_dss_slaves, |
| 1309 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_slaves), |
| 1310 | .masters = omap44xx_dss_masters, |
| 1311 | .masters_cnt = ARRAY_SIZE(omap44xx_dss_masters), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1312 | }; |
| 1313 | |
| 1314 | /* |
| 1315 | * 'dispc' class |
| 1316 | * display controller |
| 1317 | */ |
| 1318 | |
| 1319 | static struct omap_hwmod_class_sysconfig omap44xx_dispc_sysc = { |
| 1320 | .rev_offs = 0x0000, |
| 1321 | .sysc_offs = 0x0010, |
| 1322 | .syss_offs = 0x0014, |
| 1323 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 1324 | SYSC_HAS_ENAWAKEUP | SYSC_HAS_MIDLEMODE | |
| 1325 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 1326 | SYSS_HAS_RESET_STATUS), |
| 1327 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 1328 | MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART), |
| 1329 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 1330 | }; |
| 1331 | |
| 1332 | static struct omap_hwmod_class omap44xx_dispc_hwmod_class = { |
| 1333 | .name = "dispc", |
| 1334 | .sysc = &omap44xx_dispc_sysc, |
| 1335 | }; |
| 1336 | |
| 1337 | /* dss_dispc */ |
| 1338 | static struct omap_hwmod omap44xx_dss_dispc_hwmod; |
| 1339 | static struct omap_hwmod_irq_info omap44xx_dss_dispc_irqs[] = { |
| 1340 | { .irq = 25 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1341 | { .irq = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1342 | }; |
| 1343 | |
| 1344 | static struct omap_hwmod_dma_info omap44xx_dss_dispc_sdma_reqs[] = { |
| 1345 | { .dma_req = 5 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1346 | { .dma_req = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1347 | }; |
| 1348 | |
| 1349 | static struct omap_hwmod_addr_space omap44xx_dss_dispc_dma_addrs[] = { |
| 1350 | { |
| 1351 | .pa_start = 0x58001000, |
| 1352 | .pa_end = 0x58001fff, |
| 1353 | .flags = ADDR_TYPE_RT |
| 1354 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1355 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1356 | }; |
| 1357 | |
| 1358 | /* l3_main_2 -> dss_dispc */ |
| 1359 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_dispc = { |
| 1360 | .master = &omap44xx_l3_main_2_hwmod, |
| 1361 | .slave = &omap44xx_dss_dispc_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1362 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1363 | .addr = omap44xx_dss_dispc_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1364 | .user = OCP_USER_SDMA, |
| 1365 | }; |
| 1366 | |
| 1367 | static struct omap_hwmod_addr_space omap44xx_dss_dispc_addrs[] = { |
| 1368 | { |
| 1369 | .pa_start = 0x48041000, |
| 1370 | .pa_end = 0x48041fff, |
| 1371 | .flags = ADDR_TYPE_RT |
| 1372 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1373 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1374 | }; |
| 1375 | |
Archit Taneja | b923d40 | 2011-10-06 18:04:08 -0600 | [diff] [blame] | 1376 | static struct omap_dss_dispc_dev_attr omap44xx_dss_dispc_dev_attr = { |
| 1377 | .manager_count = 3, |
| 1378 | .has_framedonetv_irq = 1 |
| 1379 | }; |
| 1380 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1381 | /* l4_per -> dss_dispc */ |
| 1382 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_dispc = { |
| 1383 | .master = &omap44xx_l4_per_hwmod, |
| 1384 | .slave = &omap44xx_dss_dispc_hwmod, |
| 1385 | .clk = "l4_div_ck", |
| 1386 | .addr = omap44xx_dss_dispc_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1387 | .user = OCP_USER_MPU, |
| 1388 | }; |
| 1389 | |
| 1390 | /* dss_dispc slave ports */ |
| 1391 | static struct omap_hwmod_ocp_if *omap44xx_dss_dispc_slaves[] = { |
| 1392 | &omap44xx_l3_main_2__dss_dispc, |
| 1393 | &omap44xx_l4_per__dss_dispc, |
| 1394 | }; |
| 1395 | |
| 1396 | static struct omap_hwmod omap44xx_dss_dispc_hwmod = { |
| 1397 | .name = "dss_dispc", |
| 1398 | .class = &omap44xx_dispc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1399 | .clkdm_name = "l3_dss_clkdm", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1400 | .mpu_irqs = omap44xx_dss_dispc_irqs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1401 | .sdma_reqs = omap44xx_dss_dispc_sdma_reqs, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1402 | .main_clk = "dss_dss_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1403 | .prcm = { |
| 1404 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1405 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1406 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1407 | }, |
| 1408 | }, |
| 1409 | .slaves = omap44xx_dss_dispc_slaves, |
| 1410 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_dispc_slaves), |
Archit Taneja | b923d40 | 2011-10-06 18:04:08 -0600 | [diff] [blame] | 1411 | .dev_attr = &omap44xx_dss_dispc_dev_attr |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1412 | }; |
| 1413 | |
| 1414 | /* |
| 1415 | * 'dsi' class |
| 1416 | * display serial interface controller |
| 1417 | */ |
| 1418 | |
| 1419 | static struct omap_hwmod_class_sysconfig omap44xx_dsi_sysc = { |
| 1420 | .rev_offs = 0x0000, |
| 1421 | .sysc_offs = 0x0010, |
| 1422 | .syss_offs = 0x0014, |
| 1423 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 1424 | SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE | |
| 1425 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
| 1426 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 1427 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 1428 | }; |
| 1429 | |
| 1430 | static struct omap_hwmod_class omap44xx_dsi_hwmod_class = { |
| 1431 | .name = "dsi", |
| 1432 | .sysc = &omap44xx_dsi_sysc, |
| 1433 | }; |
| 1434 | |
| 1435 | /* dss_dsi1 */ |
| 1436 | static struct omap_hwmod omap44xx_dss_dsi1_hwmod; |
| 1437 | static struct omap_hwmod_irq_info omap44xx_dss_dsi1_irqs[] = { |
| 1438 | { .irq = 53 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1439 | { .irq = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1440 | }; |
| 1441 | |
| 1442 | static struct omap_hwmod_dma_info omap44xx_dss_dsi1_sdma_reqs[] = { |
| 1443 | { .dma_req = 74 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1444 | { .dma_req = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1445 | }; |
| 1446 | |
| 1447 | static struct omap_hwmod_addr_space omap44xx_dss_dsi1_dma_addrs[] = { |
| 1448 | { |
| 1449 | .pa_start = 0x58004000, |
| 1450 | .pa_end = 0x580041ff, |
| 1451 | .flags = ADDR_TYPE_RT |
| 1452 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1453 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1454 | }; |
| 1455 | |
| 1456 | /* l3_main_2 -> dss_dsi1 */ |
| 1457 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_dsi1 = { |
| 1458 | .master = &omap44xx_l3_main_2_hwmod, |
| 1459 | .slave = &omap44xx_dss_dsi1_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1460 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1461 | .addr = omap44xx_dss_dsi1_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1462 | .user = OCP_USER_SDMA, |
| 1463 | }; |
| 1464 | |
| 1465 | static struct omap_hwmod_addr_space omap44xx_dss_dsi1_addrs[] = { |
| 1466 | { |
| 1467 | .pa_start = 0x48044000, |
| 1468 | .pa_end = 0x480441ff, |
| 1469 | .flags = ADDR_TYPE_RT |
| 1470 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1471 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1472 | }; |
| 1473 | |
| 1474 | /* l4_per -> dss_dsi1 */ |
| 1475 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_dsi1 = { |
| 1476 | .master = &omap44xx_l4_per_hwmod, |
| 1477 | .slave = &omap44xx_dss_dsi1_hwmod, |
| 1478 | .clk = "l4_div_ck", |
| 1479 | .addr = omap44xx_dss_dsi1_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1480 | .user = OCP_USER_MPU, |
| 1481 | }; |
| 1482 | |
| 1483 | /* dss_dsi1 slave ports */ |
| 1484 | static struct omap_hwmod_ocp_if *omap44xx_dss_dsi1_slaves[] = { |
| 1485 | &omap44xx_l3_main_2__dss_dsi1, |
| 1486 | &omap44xx_l4_per__dss_dsi1, |
| 1487 | }; |
| 1488 | |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1489 | static struct omap_hwmod_opt_clk dss_dsi1_opt_clks[] = { |
| 1490 | { .role = "sys_clk", .clk = "dss_sys_clk" }, |
| 1491 | }; |
| 1492 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1493 | static struct omap_hwmod omap44xx_dss_dsi1_hwmod = { |
| 1494 | .name = "dss_dsi1", |
| 1495 | .class = &omap44xx_dsi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1496 | .clkdm_name = "l3_dss_clkdm", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1497 | .mpu_irqs = omap44xx_dss_dsi1_irqs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1498 | .sdma_reqs = omap44xx_dss_dsi1_sdma_reqs, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1499 | .main_clk = "dss_dss_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1500 | .prcm = { |
| 1501 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1502 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1503 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1504 | }, |
| 1505 | }, |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1506 | .opt_clks = dss_dsi1_opt_clks, |
| 1507 | .opt_clks_cnt = ARRAY_SIZE(dss_dsi1_opt_clks), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1508 | .slaves = omap44xx_dss_dsi1_slaves, |
| 1509 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_dsi1_slaves), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1510 | }; |
| 1511 | |
| 1512 | /* dss_dsi2 */ |
| 1513 | static struct omap_hwmod omap44xx_dss_dsi2_hwmod; |
| 1514 | static struct omap_hwmod_irq_info omap44xx_dss_dsi2_irqs[] = { |
| 1515 | { .irq = 84 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1516 | { .irq = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1517 | }; |
| 1518 | |
| 1519 | static struct omap_hwmod_dma_info omap44xx_dss_dsi2_sdma_reqs[] = { |
| 1520 | { .dma_req = 83 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1521 | { .dma_req = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1522 | }; |
| 1523 | |
| 1524 | static struct omap_hwmod_addr_space omap44xx_dss_dsi2_dma_addrs[] = { |
| 1525 | { |
| 1526 | .pa_start = 0x58005000, |
| 1527 | .pa_end = 0x580051ff, |
| 1528 | .flags = ADDR_TYPE_RT |
| 1529 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1530 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1531 | }; |
| 1532 | |
| 1533 | /* l3_main_2 -> dss_dsi2 */ |
| 1534 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_dsi2 = { |
| 1535 | .master = &omap44xx_l3_main_2_hwmod, |
| 1536 | .slave = &omap44xx_dss_dsi2_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1537 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1538 | .addr = omap44xx_dss_dsi2_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1539 | .user = OCP_USER_SDMA, |
| 1540 | }; |
| 1541 | |
| 1542 | static struct omap_hwmod_addr_space omap44xx_dss_dsi2_addrs[] = { |
| 1543 | { |
| 1544 | .pa_start = 0x48045000, |
| 1545 | .pa_end = 0x480451ff, |
| 1546 | .flags = ADDR_TYPE_RT |
| 1547 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1548 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1549 | }; |
| 1550 | |
| 1551 | /* l4_per -> dss_dsi2 */ |
| 1552 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_dsi2 = { |
| 1553 | .master = &omap44xx_l4_per_hwmod, |
| 1554 | .slave = &omap44xx_dss_dsi2_hwmod, |
| 1555 | .clk = "l4_div_ck", |
| 1556 | .addr = omap44xx_dss_dsi2_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1557 | .user = OCP_USER_MPU, |
| 1558 | }; |
| 1559 | |
| 1560 | /* dss_dsi2 slave ports */ |
| 1561 | static struct omap_hwmod_ocp_if *omap44xx_dss_dsi2_slaves[] = { |
| 1562 | &omap44xx_l3_main_2__dss_dsi2, |
| 1563 | &omap44xx_l4_per__dss_dsi2, |
| 1564 | }; |
| 1565 | |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1566 | static struct omap_hwmod_opt_clk dss_dsi2_opt_clks[] = { |
| 1567 | { .role = "sys_clk", .clk = "dss_sys_clk" }, |
| 1568 | }; |
| 1569 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1570 | static struct omap_hwmod omap44xx_dss_dsi2_hwmod = { |
| 1571 | .name = "dss_dsi2", |
| 1572 | .class = &omap44xx_dsi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1573 | .clkdm_name = "l3_dss_clkdm", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1574 | .mpu_irqs = omap44xx_dss_dsi2_irqs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1575 | .sdma_reqs = omap44xx_dss_dsi2_sdma_reqs, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1576 | .main_clk = "dss_dss_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1577 | .prcm = { |
| 1578 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1579 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1580 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1581 | }, |
| 1582 | }, |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1583 | .opt_clks = dss_dsi2_opt_clks, |
| 1584 | .opt_clks_cnt = ARRAY_SIZE(dss_dsi2_opt_clks), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1585 | .slaves = omap44xx_dss_dsi2_slaves, |
| 1586 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_dsi2_slaves), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1587 | }; |
| 1588 | |
| 1589 | /* |
| 1590 | * 'hdmi' class |
| 1591 | * hdmi controller |
| 1592 | */ |
| 1593 | |
| 1594 | static struct omap_hwmod_class_sysconfig omap44xx_hdmi_sysc = { |
| 1595 | .rev_offs = 0x0000, |
| 1596 | .sysc_offs = 0x0010, |
| 1597 | .sysc_flags = (SYSC_HAS_RESET_STATUS | SYSC_HAS_SIDLEMODE | |
| 1598 | SYSC_HAS_SOFTRESET), |
| 1599 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 1600 | SIDLE_SMART_WKUP), |
| 1601 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 1602 | }; |
| 1603 | |
| 1604 | static struct omap_hwmod_class omap44xx_hdmi_hwmod_class = { |
| 1605 | .name = "hdmi", |
| 1606 | .sysc = &omap44xx_hdmi_sysc, |
| 1607 | }; |
| 1608 | |
| 1609 | /* dss_hdmi */ |
| 1610 | static struct omap_hwmod omap44xx_dss_hdmi_hwmod; |
| 1611 | static struct omap_hwmod_irq_info omap44xx_dss_hdmi_irqs[] = { |
| 1612 | { .irq = 101 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1613 | { .irq = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1614 | }; |
| 1615 | |
| 1616 | static struct omap_hwmod_dma_info omap44xx_dss_hdmi_sdma_reqs[] = { |
| 1617 | { .dma_req = 75 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1618 | { .dma_req = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1619 | }; |
| 1620 | |
| 1621 | static struct omap_hwmod_addr_space omap44xx_dss_hdmi_dma_addrs[] = { |
| 1622 | { |
| 1623 | .pa_start = 0x58006000, |
| 1624 | .pa_end = 0x58006fff, |
| 1625 | .flags = ADDR_TYPE_RT |
| 1626 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1627 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1628 | }; |
| 1629 | |
| 1630 | /* l3_main_2 -> dss_hdmi */ |
| 1631 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_hdmi = { |
| 1632 | .master = &omap44xx_l3_main_2_hwmod, |
| 1633 | .slave = &omap44xx_dss_hdmi_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1634 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1635 | .addr = omap44xx_dss_hdmi_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1636 | .user = OCP_USER_SDMA, |
| 1637 | }; |
| 1638 | |
| 1639 | static struct omap_hwmod_addr_space omap44xx_dss_hdmi_addrs[] = { |
| 1640 | { |
| 1641 | .pa_start = 0x48046000, |
| 1642 | .pa_end = 0x48046fff, |
| 1643 | .flags = ADDR_TYPE_RT |
| 1644 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1645 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1646 | }; |
| 1647 | |
| 1648 | /* l4_per -> dss_hdmi */ |
| 1649 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_hdmi = { |
| 1650 | .master = &omap44xx_l4_per_hwmod, |
| 1651 | .slave = &omap44xx_dss_hdmi_hwmod, |
| 1652 | .clk = "l4_div_ck", |
| 1653 | .addr = omap44xx_dss_hdmi_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1654 | .user = OCP_USER_MPU, |
| 1655 | }; |
| 1656 | |
| 1657 | /* dss_hdmi slave ports */ |
| 1658 | static struct omap_hwmod_ocp_if *omap44xx_dss_hdmi_slaves[] = { |
| 1659 | &omap44xx_l3_main_2__dss_hdmi, |
| 1660 | &omap44xx_l4_per__dss_hdmi, |
| 1661 | }; |
| 1662 | |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1663 | static struct omap_hwmod_opt_clk dss_hdmi_opt_clks[] = { |
| 1664 | { .role = "sys_clk", .clk = "dss_sys_clk" }, |
| 1665 | }; |
| 1666 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1667 | static struct omap_hwmod omap44xx_dss_hdmi_hwmod = { |
| 1668 | .name = "dss_hdmi", |
| 1669 | .class = &omap44xx_hdmi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1670 | .clkdm_name = "l3_dss_clkdm", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1671 | .mpu_irqs = omap44xx_dss_hdmi_irqs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1672 | .sdma_reqs = omap44xx_dss_hdmi_sdma_reqs, |
Tomi Valkeinen | 4d0698d | 2011-11-08 03:16:12 -0700 | [diff] [blame] | 1673 | .main_clk = "dss_48mhz_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1674 | .prcm = { |
| 1675 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1676 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1677 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1678 | }, |
| 1679 | }, |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1680 | .opt_clks = dss_hdmi_opt_clks, |
| 1681 | .opt_clks_cnt = ARRAY_SIZE(dss_hdmi_opt_clks), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1682 | .slaves = omap44xx_dss_hdmi_slaves, |
| 1683 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_hdmi_slaves), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1684 | }; |
| 1685 | |
| 1686 | /* |
| 1687 | * 'rfbi' class |
| 1688 | * remote frame buffer interface |
| 1689 | */ |
| 1690 | |
| 1691 | static struct omap_hwmod_class_sysconfig omap44xx_rfbi_sysc = { |
| 1692 | .rev_offs = 0x0000, |
| 1693 | .sysc_offs = 0x0010, |
| 1694 | .syss_offs = 0x0014, |
| 1695 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_SIDLEMODE | |
| 1696 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
| 1697 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 1698 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 1699 | }; |
| 1700 | |
| 1701 | static struct omap_hwmod_class omap44xx_rfbi_hwmod_class = { |
| 1702 | .name = "rfbi", |
| 1703 | .sysc = &omap44xx_rfbi_sysc, |
| 1704 | }; |
| 1705 | |
| 1706 | /* dss_rfbi */ |
| 1707 | static struct omap_hwmod omap44xx_dss_rfbi_hwmod; |
| 1708 | static struct omap_hwmod_dma_info omap44xx_dss_rfbi_sdma_reqs[] = { |
| 1709 | { .dma_req = 13 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 1710 | { .dma_req = -1 } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1711 | }; |
| 1712 | |
| 1713 | static struct omap_hwmod_addr_space omap44xx_dss_rfbi_dma_addrs[] = { |
| 1714 | { |
| 1715 | .pa_start = 0x58002000, |
| 1716 | .pa_end = 0x580020ff, |
| 1717 | .flags = ADDR_TYPE_RT |
| 1718 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1719 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1720 | }; |
| 1721 | |
| 1722 | /* l3_main_2 -> dss_rfbi */ |
| 1723 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_rfbi = { |
| 1724 | .master = &omap44xx_l3_main_2_hwmod, |
| 1725 | .slave = &omap44xx_dss_rfbi_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1726 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1727 | .addr = omap44xx_dss_rfbi_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1728 | .user = OCP_USER_SDMA, |
| 1729 | }; |
| 1730 | |
| 1731 | static struct omap_hwmod_addr_space omap44xx_dss_rfbi_addrs[] = { |
| 1732 | { |
| 1733 | .pa_start = 0x48042000, |
| 1734 | .pa_end = 0x480420ff, |
| 1735 | .flags = ADDR_TYPE_RT |
| 1736 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1737 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1738 | }; |
| 1739 | |
| 1740 | /* l4_per -> dss_rfbi */ |
| 1741 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_rfbi = { |
| 1742 | .master = &omap44xx_l4_per_hwmod, |
| 1743 | .slave = &omap44xx_dss_rfbi_hwmod, |
| 1744 | .clk = "l4_div_ck", |
| 1745 | .addr = omap44xx_dss_rfbi_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1746 | .user = OCP_USER_MPU, |
| 1747 | }; |
| 1748 | |
| 1749 | /* dss_rfbi slave ports */ |
| 1750 | static struct omap_hwmod_ocp_if *omap44xx_dss_rfbi_slaves[] = { |
| 1751 | &omap44xx_l3_main_2__dss_rfbi, |
| 1752 | &omap44xx_l4_per__dss_rfbi, |
| 1753 | }; |
| 1754 | |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1755 | static struct omap_hwmod_opt_clk dss_rfbi_opt_clks[] = { |
| 1756 | { .role = "ick", .clk = "dss_fck" }, |
| 1757 | }; |
| 1758 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1759 | static struct omap_hwmod omap44xx_dss_rfbi_hwmod = { |
| 1760 | .name = "dss_rfbi", |
| 1761 | .class = &omap44xx_rfbi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1762 | .clkdm_name = "l3_dss_clkdm", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1763 | .sdma_reqs = omap44xx_dss_rfbi_sdma_reqs, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1764 | .main_clk = "dss_dss_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1765 | .prcm = { |
| 1766 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1767 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1768 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1769 | }, |
| 1770 | }, |
Tomi Valkeinen | 3a23aaf | 2011-07-09 20:39:44 -0600 | [diff] [blame] | 1771 | .opt_clks = dss_rfbi_opt_clks, |
| 1772 | .opt_clks_cnt = ARRAY_SIZE(dss_rfbi_opt_clks), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1773 | .slaves = omap44xx_dss_rfbi_slaves, |
| 1774 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_rfbi_slaves), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1775 | }; |
| 1776 | |
| 1777 | /* |
| 1778 | * 'venc' class |
| 1779 | * video encoder |
| 1780 | */ |
| 1781 | |
| 1782 | static struct omap_hwmod_class omap44xx_venc_hwmod_class = { |
| 1783 | .name = "venc", |
| 1784 | }; |
| 1785 | |
| 1786 | /* dss_venc */ |
| 1787 | static struct omap_hwmod omap44xx_dss_venc_hwmod; |
| 1788 | static struct omap_hwmod_addr_space omap44xx_dss_venc_dma_addrs[] = { |
| 1789 | { |
| 1790 | .pa_start = 0x58003000, |
| 1791 | .pa_end = 0x580030ff, |
| 1792 | .flags = ADDR_TYPE_RT |
| 1793 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1794 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1795 | }; |
| 1796 | |
| 1797 | /* l3_main_2 -> dss_venc */ |
| 1798 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss_venc = { |
| 1799 | .master = &omap44xx_l3_main_2_hwmod, |
| 1800 | .slave = &omap44xx_dss_venc_hwmod, |
Tomi Valkeinen | da7cdfa | 2011-07-09 20:39:45 -0600 | [diff] [blame] | 1801 | .clk = "dss_fck", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1802 | .addr = omap44xx_dss_venc_dma_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1803 | .user = OCP_USER_SDMA, |
| 1804 | }; |
| 1805 | |
| 1806 | static struct omap_hwmod_addr_space omap44xx_dss_venc_addrs[] = { |
| 1807 | { |
| 1808 | .pa_start = 0x48043000, |
| 1809 | .pa_end = 0x480430ff, |
| 1810 | .flags = ADDR_TYPE_RT |
| 1811 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1812 | { } |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1813 | }; |
| 1814 | |
| 1815 | /* l4_per -> dss_venc */ |
| 1816 | static struct omap_hwmod_ocp_if omap44xx_l4_per__dss_venc = { |
| 1817 | .master = &omap44xx_l4_per_hwmod, |
| 1818 | .slave = &omap44xx_dss_venc_hwmod, |
| 1819 | .clk = "l4_div_ck", |
| 1820 | .addr = omap44xx_dss_venc_addrs, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1821 | .user = OCP_USER_MPU, |
| 1822 | }; |
| 1823 | |
| 1824 | /* dss_venc slave ports */ |
| 1825 | static struct omap_hwmod_ocp_if *omap44xx_dss_venc_slaves[] = { |
| 1826 | &omap44xx_l3_main_2__dss_venc, |
| 1827 | &omap44xx_l4_per__dss_venc, |
| 1828 | }; |
| 1829 | |
| 1830 | static struct omap_hwmod omap44xx_dss_venc_hwmod = { |
| 1831 | .name = "dss_venc", |
| 1832 | .class = &omap44xx_venc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1833 | .clkdm_name = "l3_dss_clkdm", |
Tomi Valkeinen | 4d0698d | 2011-11-08 03:16:12 -0700 | [diff] [blame] | 1834 | .main_clk = "dss_tv_clk", |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1835 | .prcm = { |
| 1836 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1837 | .clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1838 | .context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET, |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1839 | }, |
| 1840 | }, |
| 1841 | .slaves = omap44xx_dss_venc_slaves, |
| 1842 | .slaves_cnt = ARRAY_SIZE(omap44xx_dss_venc_slaves), |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 1843 | }; |
| 1844 | |
| 1845 | /* |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1846 | * 'gpio' class |
| 1847 | * general purpose io module |
| 1848 | */ |
| 1849 | |
| 1850 | static struct omap_hwmod_class_sysconfig omap44xx_gpio_sysc = { |
| 1851 | .rev_offs = 0x0000, |
| 1852 | .sysc_offs = 0x0010, |
| 1853 | .syss_offs = 0x0114, |
Benoit Cousson | 0cfe875 | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1854 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_ENAWAKEUP | |
| 1855 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 1856 | SYSS_HAS_RESET_STATUS), |
Benoit Cousson | 7cffa6b | 2010-12-21 21:31:28 -0700 | [diff] [blame] | 1857 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 1858 | SIDLE_SMART_WKUP), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1859 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 1860 | }; |
| 1861 | |
| 1862 | static struct omap_hwmod_class omap44xx_gpio_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 1863 | .name = "gpio", |
| 1864 | .sysc = &omap44xx_gpio_sysc, |
| 1865 | .rev = 2, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1866 | }; |
| 1867 | |
| 1868 | /* gpio dev_attr */ |
| 1869 | static struct omap_gpio_dev_attr gpio_dev_attr = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 1870 | .bank_width = 32, |
| 1871 | .dbck_flag = true, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1872 | }; |
| 1873 | |
| 1874 | /* gpio1 */ |
| 1875 | static struct omap_hwmod omap44xx_gpio1_hwmod; |
| 1876 | static struct omap_hwmod_irq_info omap44xx_gpio1_irqs[] = { |
| 1877 | { .irq = 29 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1878 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1879 | }; |
| 1880 | |
| 1881 | static struct omap_hwmod_addr_space omap44xx_gpio1_addrs[] = { |
| 1882 | { |
| 1883 | .pa_start = 0x4a310000, |
| 1884 | .pa_end = 0x4a3101ff, |
| 1885 | .flags = ADDR_TYPE_RT |
| 1886 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1887 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1888 | }; |
| 1889 | |
| 1890 | /* l4_wkup -> gpio1 */ |
| 1891 | static struct omap_hwmod_ocp_if omap44xx_l4_wkup__gpio1 = { |
| 1892 | .master = &omap44xx_l4_wkup_hwmod, |
| 1893 | .slave = &omap44xx_gpio1_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1894 | .clk = "l4_wkup_clk_mux_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1895 | .addr = omap44xx_gpio1_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1896 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 1897 | }; |
| 1898 | |
| 1899 | /* gpio1 slave ports */ |
| 1900 | static struct omap_hwmod_ocp_if *omap44xx_gpio1_slaves[] = { |
| 1901 | &omap44xx_l4_wkup__gpio1, |
| 1902 | }; |
| 1903 | |
| 1904 | static struct omap_hwmod_opt_clk gpio1_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1905 | { .role = "dbclk", .clk = "gpio1_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1906 | }; |
| 1907 | |
| 1908 | static struct omap_hwmod omap44xx_gpio1_hwmod = { |
| 1909 | .name = "gpio1", |
| 1910 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1911 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1912 | .mpu_irqs = omap44xx_gpio1_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1913 | .main_clk = "gpio1_ick", |
| 1914 | .prcm = { |
| 1915 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1916 | .clkctrl_offs = OMAP4_CM_WKUP_GPIO1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1917 | .context_offs = OMAP4_RM_WKUP_GPIO1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1918 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1919 | }, |
| 1920 | }, |
| 1921 | .opt_clks = gpio1_opt_clks, |
| 1922 | .opt_clks_cnt = ARRAY_SIZE(gpio1_opt_clks), |
| 1923 | .dev_attr = &gpio_dev_attr, |
| 1924 | .slaves = omap44xx_gpio1_slaves, |
| 1925 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio1_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1926 | }; |
| 1927 | |
| 1928 | /* gpio2 */ |
| 1929 | static struct omap_hwmod omap44xx_gpio2_hwmod; |
| 1930 | static struct omap_hwmod_irq_info omap44xx_gpio2_irqs[] = { |
| 1931 | { .irq = 30 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1932 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1933 | }; |
| 1934 | |
| 1935 | static struct omap_hwmod_addr_space omap44xx_gpio2_addrs[] = { |
| 1936 | { |
| 1937 | .pa_start = 0x48055000, |
| 1938 | .pa_end = 0x480551ff, |
| 1939 | .flags = ADDR_TYPE_RT |
| 1940 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1941 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1942 | }; |
| 1943 | |
| 1944 | /* l4_per -> gpio2 */ |
| 1945 | static struct omap_hwmod_ocp_if omap44xx_l4_per__gpio2 = { |
| 1946 | .master = &omap44xx_l4_per_hwmod, |
| 1947 | .slave = &omap44xx_gpio2_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1948 | .clk = "l4_div_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1949 | .addr = omap44xx_gpio2_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1950 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 1951 | }; |
| 1952 | |
| 1953 | /* gpio2 slave ports */ |
| 1954 | static struct omap_hwmod_ocp_if *omap44xx_gpio2_slaves[] = { |
| 1955 | &omap44xx_l4_per__gpio2, |
| 1956 | }; |
| 1957 | |
| 1958 | static struct omap_hwmod_opt_clk gpio2_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1959 | { .role = "dbclk", .clk = "gpio2_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1960 | }; |
| 1961 | |
| 1962 | static struct omap_hwmod omap44xx_gpio2_hwmod = { |
| 1963 | .name = "gpio2", |
| 1964 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 1965 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 1966 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1967 | .mpu_irqs = omap44xx_gpio2_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1968 | .main_clk = "gpio2_ick", |
| 1969 | .prcm = { |
| 1970 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 1971 | .clkctrl_offs = OMAP4_CM_L4PER_GPIO2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1972 | .context_offs = OMAP4_RM_L4PER_GPIO2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 1973 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1974 | }, |
| 1975 | }, |
| 1976 | .opt_clks = gpio2_opt_clks, |
| 1977 | .opt_clks_cnt = ARRAY_SIZE(gpio2_opt_clks), |
| 1978 | .dev_attr = &gpio_dev_attr, |
| 1979 | .slaves = omap44xx_gpio2_slaves, |
| 1980 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio2_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1981 | }; |
| 1982 | |
| 1983 | /* gpio3 */ |
| 1984 | static struct omap_hwmod omap44xx_gpio3_hwmod; |
| 1985 | static struct omap_hwmod_irq_info omap44xx_gpio3_irqs[] = { |
| 1986 | { .irq = 31 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 1987 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1988 | }; |
| 1989 | |
| 1990 | static struct omap_hwmod_addr_space omap44xx_gpio3_addrs[] = { |
| 1991 | { |
| 1992 | .pa_start = 0x48057000, |
| 1993 | .pa_end = 0x480571ff, |
| 1994 | .flags = ADDR_TYPE_RT |
| 1995 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 1996 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 1997 | }; |
| 1998 | |
| 1999 | /* l4_per -> gpio3 */ |
| 2000 | static struct omap_hwmod_ocp_if omap44xx_l4_per__gpio3 = { |
| 2001 | .master = &omap44xx_l4_per_hwmod, |
| 2002 | .slave = &omap44xx_gpio3_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2003 | .clk = "l4_div_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2004 | .addr = omap44xx_gpio3_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2005 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2006 | }; |
| 2007 | |
| 2008 | /* gpio3 slave ports */ |
| 2009 | static struct omap_hwmod_ocp_if *omap44xx_gpio3_slaves[] = { |
| 2010 | &omap44xx_l4_per__gpio3, |
| 2011 | }; |
| 2012 | |
| 2013 | static struct omap_hwmod_opt_clk gpio3_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2014 | { .role = "dbclk", .clk = "gpio3_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2015 | }; |
| 2016 | |
| 2017 | static struct omap_hwmod omap44xx_gpio3_hwmod = { |
| 2018 | .name = "gpio3", |
| 2019 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2020 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2021 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2022 | .mpu_irqs = omap44xx_gpio3_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2023 | .main_clk = "gpio3_ick", |
| 2024 | .prcm = { |
| 2025 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2026 | .clkctrl_offs = OMAP4_CM_L4PER_GPIO3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2027 | .context_offs = OMAP4_RM_L4PER_GPIO3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2028 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2029 | }, |
| 2030 | }, |
| 2031 | .opt_clks = gpio3_opt_clks, |
| 2032 | .opt_clks_cnt = ARRAY_SIZE(gpio3_opt_clks), |
| 2033 | .dev_attr = &gpio_dev_attr, |
| 2034 | .slaves = omap44xx_gpio3_slaves, |
| 2035 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio3_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2036 | }; |
| 2037 | |
| 2038 | /* gpio4 */ |
| 2039 | static struct omap_hwmod omap44xx_gpio4_hwmod; |
| 2040 | static struct omap_hwmod_irq_info omap44xx_gpio4_irqs[] = { |
| 2041 | { .irq = 32 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2042 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2043 | }; |
| 2044 | |
| 2045 | static struct omap_hwmod_addr_space omap44xx_gpio4_addrs[] = { |
| 2046 | { |
| 2047 | .pa_start = 0x48059000, |
| 2048 | .pa_end = 0x480591ff, |
| 2049 | .flags = ADDR_TYPE_RT |
| 2050 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2051 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2052 | }; |
| 2053 | |
| 2054 | /* l4_per -> gpio4 */ |
| 2055 | static struct omap_hwmod_ocp_if omap44xx_l4_per__gpio4 = { |
| 2056 | .master = &omap44xx_l4_per_hwmod, |
| 2057 | .slave = &omap44xx_gpio4_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2058 | .clk = "l4_div_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2059 | .addr = omap44xx_gpio4_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2060 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2061 | }; |
| 2062 | |
| 2063 | /* gpio4 slave ports */ |
| 2064 | static struct omap_hwmod_ocp_if *omap44xx_gpio4_slaves[] = { |
| 2065 | &omap44xx_l4_per__gpio4, |
| 2066 | }; |
| 2067 | |
| 2068 | static struct omap_hwmod_opt_clk gpio4_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2069 | { .role = "dbclk", .clk = "gpio4_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2070 | }; |
| 2071 | |
| 2072 | static struct omap_hwmod omap44xx_gpio4_hwmod = { |
| 2073 | .name = "gpio4", |
| 2074 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2075 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2076 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2077 | .mpu_irqs = omap44xx_gpio4_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2078 | .main_clk = "gpio4_ick", |
| 2079 | .prcm = { |
| 2080 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2081 | .clkctrl_offs = OMAP4_CM_L4PER_GPIO4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2082 | .context_offs = OMAP4_RM_L4PER_GPIO4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2083 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2084 | }, |
| 2085 | }, |
| 2086 | .opt_clks = gpio4_opt_clks, |
| 2087 | .opt_clks_cnt = ARRAY_SIZE(gpio4_opt_clks), |
| 2088 | .dev_attr = &gpio_dev_attr, |
| 2089 | .slaves = omap44xx_gpio4_slaves, |
| 2090 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio4_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2091 | }; |
| 2092 | |
| 2093 | /* gpio5 */ |
| 2094 | static struct omap_hwmod omap44xx_gpio5_hwmod; |
| 2095 | static struct omap_hwmod_irq_info omap44xx_gpio5_irqs[] = { |
| 2096 | { .irq = 33 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2097 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2098 | }; |
| 2099 | |
| 2100 | static struct omap_hwmod_addr_space omap44xx_gpio5_addrs[] = { |
| 2101 | { |
| 2102 | .pa_start = 0x4805b000, |
| 2103 | .pa_end = 0x4805b1ff, |
| 2104 | .flags = ADDR_TYPE_RT |
| 2105 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2106 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2107 | }; |
| 2108 | |
| 2109 | /* l4_per -> gpio5 */ |
| 2110 | static struct omap_hwmod_ocp_if omap44xx_l4_per__gpio5 = { |
| 2111 | .master = &omap44xx_l4_per_hwmod, |
| 2112 | .slave = &omap44xx_gpio5_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2113 | .clk = "l4_div_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2114 | .addr = omap44xx_gpio5_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2115 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2116 | }; |
| 2117 | |
| 2118 | /* gpio5 slave ports */ |
| 2119 | static struct omap_hwmod_ocp_if *omap44xx_gpio5_slaves[] = { |
| 2120 | &omap44xx_l4_per__gpio5, |
| 2121 | }; |
| 2122 | |
| 2123 | static struct omap_hwmod_opt_clk gpio5_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2124 | { .role = "dbclk", .clk = "gpio5_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2125 | }; |
| 2126 | |
| 2127 | static struct omap_hwmod omap44xx_gpio5_hwmod = { |
| 2128 | .name = "gpio5", |
| 2129 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2130 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2131 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2132 | .mpu_irqs = omap44xx_gpio5_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2133 | .main_clk = "gpio5_ick", |
| 2134 | .prcm = { |
| 2135 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2136 | .clkctrl_offs = OMAP4_CM_L4PER_GPIO5_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2137 | .context_offs = OMAP4_RM_L4PER_GPIO5_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2138 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2139 | }, |
| 2140 | }, |
| 2141 | .opt_clks = gpio5_opt_clks, |
| 2142 | .opt_clks_cnt = ARRAY_SIZE(gpio5_opt_clks), |
| 2143 | .dev_attr = &gpio_dev_attr, |
| 2144 | .slaves = omap44xx_gpio5_slaves, |
| 2145 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio5_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2146 | }; |
| 2147 | |
| 2148 | /* gpio6 */ |
| 2149 | static struct omap_hwmod omap44xx_gpio6_hwmod; |
| 2150 | static struct omap_hwmod_irq_info omap44xx_gpio6_irqs[] = { |
| 2151 | { .irq = 34 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2152 | { .irq = -1 } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2153 | }; |
| 2154 | |
| 2155 | static struct omap_hwmod_addr_space omap44xx_gpio6_addrs[] = { |
| 2156 | { |
| 2157 | .pa_start = 0x4805d000, |
| 2158 | .pa_end = 0x4805d1ff, |
| 2159 | .flags = ADDR_TYPE_RT |
| 2160 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2161 | { } |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2162 | }; |
| 2163 | |
| 2164 | /* l4_per -> gpio6 */ |
| 2165 | static struct omap_hwmod_ocp_if omap44xx_l4_per__gpio6 = { |
| 2166 | .master = &omap44xx_l4_per_hwmod, |
| 2167 | .slave = &omap44xx_gpio6_hwmod, |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2168 | .clk = "l4_div_ck", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2169 | .addr = omap44xx_gpio6_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2170 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2171 | }; |
| 2172 | |
| 2173 | /* gpio6 slave ports */ |
| 2174 | static struct omap_hwmod_ocp_if *omap44xx_gpio6_slaves[] = { |
| 2175 | &omap44xx_l4_per__gpio6, |
| 2176 | }; |
| 2177 | |
| 2178 | static struct omap_hwmod_opt_clk gpio6_opt_clks[] = { |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2179 | { .role = "dbclk", .clk = "gpio6_dbclk" }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2180 | }; |
| 2181 | |
| 2182 | static struct omap_hwmod omap44xx_gpio6_hwmod = { |
| 2183 | .name = "gpio6", |
| 2184 | .class = &omap44xx_gpio_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2185 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | b399bca | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2186 | .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2187 | .mpu_irqs = omap44xx_gpio6_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2188 | .main_clk = "gpio6_ick", |
| 2189 | .prcm = { |
| 2190 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2191 | .clkctrl_offs = OMAP4_CM_L4PER_GPIO6_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2192 | .context_offs = OMAP4_RM_L4PER_GPIO6_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2193 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2194 | }, |
| 2195 | }, |
| 2196 | .opt_clks = gpio6_opt_clks, |
| 2197 | .opt_clks_cnt = ARRAY_SIZE(gpio6_opt_clks), |
| 2198 | .dev_attr = &gpio_dev_attr, |
| 2199 | .slaves = omap44xx_gpio6_slaves, |
| 2200 | .slaves_cnt = ARRAY_SIZE(omap44xx_gpio6_slaves), |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2201 | }; |
| 2202 | |
| 2203 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2204 | * 'hsi' class |
| 2205 | * mipi high-speed synchronous serial interface (multichannel and full-duplex |
| 2206 | * serial if) |
| 2207 | */ |
| 2208 | |
| 2209 | static struct omap_hwmod_class_sysconfig omap44xx_hsi_sysc = { |
| 2210 | .rev_offs = 0x0000, |
| 2211 | .sysc_offs = 0x0010, |
| 2212 | .syss_offs = 0x0014, |
| 2213 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_EMUFREE | |
| 2214 | SYSC_HAS_MIDLEMODE | SYSC_HAS_SIDLEMODE | |
| 2215 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
| 2216 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 2217 | SIDLE_SMART_WKUP | MSTANDBY_FORCE | MSTANDBY_NO | |
Benoit Cousson | c614ebf | 2011-07-01 22:54:01 +0200 | [diff] [blame] | 2218 | MSTANDBY_SMART | MSTANDBY_SMART_WKUP), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2219 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 2220 | }; |
| 2221 | |
| 2222 | static struct omap_hwmod_class omap44xx_hsi_hwmod_class = { |
| 2223 | .name = "hsi", |
| 2224 | .sysc = &omap44xx_hsi_sysc, |
| 2225 | }; |
| 2226 | |
| 2227 | /* hsi */ |
| 2228 | static struct omap_hwmod_irq_info omap44xx_hsi_irqs[] = { |
| 2229 | { .name = "mpu_p1", .irq = 67 + OMAP44XX_IRQ_GIC_START }, |
| 2230 | { .name = "mpu_p2", .irq = 68 + OMAP44XX_IRQ_GIC_START }, |
| 2231 | { .name = "mpu_dma", .irq = 71 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2232 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2233 | }; |
| 2234 | |
| 2235 | /* hsi master ports */ |
| 2236 | static struct omap_hwmod_ocp_if *omap44xx_hsi_masters[] = { |
| 2237 | &omap44xx_hsi__l3_main_2, |
| 2238 | }; |
| 2239 | |
| 2240 | static struct omap_hwmod_addr_space omap44xx_hsi_addrs[] = { |
| 2241 | { |
| 2242 | .pa_start = 0x4a058000, |
| 2243 | .pa_end = 0x4a05bfff, |
| 2244 | .flags = ADDR_TYPE_RT |
| 2245 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2246 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2247 | }; |
| 2248 | |
| 2249 | /* l4_cfg -> hsi */ |
| 2250 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__hsi = { |
| 2251 | .master = &omap44xx_l4_cfg_hwmod, |
| 2252 | .slave = &omap44xx_hsi_hwmod, |
| 2253 | .clk = "l4_div_ck", |
| 2254 | .addr = omap44xx_hsi_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2255 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2256 | }; |
| 2257 | |
| 2258 | /* hsi slave ports */ |
| 2259 | static struct omap_hwmod_ocp_if *omap44xx_hsi_slaves[] = { |
| 2260 | &omap44xx_l4_cfg__hsi, |
| 2261 | }; |
| 2262 | |
| 2263 | static struct omap_hwmod omap44xx_hsi_hwmod = { |
| 2264 | .name = "hsi", |
| 2265 | .class = &omap44xx_hsi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2266 | .clkdm_name = "l3_init_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2267 | .mpu_irqs = omap44xx_hsi_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2268 | .main_clk = "hsi_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2269 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2270 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2271 | .clkctrl_offs = OMAP4_CM_L3INIT_HSI_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2272 | .context_offs = OMAP4_RM_L3INIT_HSI_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2273 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2274 | }, |
| 2275 | }, |
| 2276 | .slaves = omap44xx_hsi_slaves, |
| 2277 | .slaves_cnt = ARRAY_SIZE(omap44xx_hsi_slaves), |
| 2278 | .masters = omap44xx_hsi_masters, |
| 2279 | .masters_cnt = ARRAY_SIZE(omap44xx_hsi_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2280 | }; |
| 2281 | |
| 2282 | /* |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2283 | * 'i2c' class |
| 2284 | * multimaster high-speed i2c controller |
| 2285 | */ |
| 2286 | |
| 2287 | static struct omap_hwmod_class_sysconfig omap44xx_i2c_sysc = { |
| 2288 | .sysc_offs = 0x0010, |
| 2289 | .syss_offs = 0x0090, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2290 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 2291 | SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE | |
Benoit Cousson | 0cfe875 | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 2292 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
Benoit Cousson | 7cffa6b | 2010-12-21 21:31:28 -0700 | [diff] [blame] | 2293 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 2294 | SIDLE_SMART_WKUP), |
Shubhrajyoti D | 3e47dc6 | 2011-12-13 16:25:54 +0530 | [diff] [blame] | 2295 | .clockact = CLOCKACT_TEST_ICLK, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2296 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 2297 | }; |
| 2298 | |
| 2299 | static struct omap_hwmod_class omap44xx_i2c_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 2300 | .name = "i2c", |
| 2301 | .sysc = &omap44xx_i2c_sysc, |
Andy Green | db791a7 | 2011-07-10 05:27:15 -0600 | [diff] [blame] | 2302 | .rev = OMAP_I2C_IP_VERSION_2, |
Avinash.H.M | 6d3c55f | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2303 | .reset = &omap_i2c_reset, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2304 | }; |
| 2305 | |
Andy Green | 4d4441a | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2306 | static struct omap_i2c_dev_attr i2c_dev_attr = { |
| 2307 | .flags = OMAP_I2C_FLAG_BUS_SHIFT_NONE, |
| 2308 | }; |
| 2309 | |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2310 | /* i2c1 */ |
| 2311 | static struct omap_hwmod omap44xx_i2c1_hwmod; |
| 2312 | static struct omap_hwmod_irq_info omap44xx_i2c1_irqs[] = { |
| 2313 | { .irq = 56 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2314 | { .irq = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2315 | }; |
| 2316 | |
| 2317 | static struct omap_hwmod_dma_info omap44xx_i2c1_sdma_reqs[] = { |
| 2318 | { .name = "tx", .dma_req = 26 + OMAP44XX_DMA_REQ_START }, |
| 2319 | { .name = "rx", .dma_req = 27 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 2320 | { .dma_req = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2321 | }; |
| 2322 | |
| 2323 | static struct omap_hwmod_addr_space omap44xx_i2c1_addrs[] = { |
| 2324 | { |
| 2325 | .pa_start = 0x48070000, |
| 2326 | .pa_end = 0x480700ff, |
| 2327 | .flags = ADDR_TYPE_RT |
| 2328 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2329 | { } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2330 | }; |
| 2331 | |
| 2332 | /* l4_per -> i2c1 */ |
| 2333 | static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c1 = { |
| 2334 | .master = &omap44xx_l4_per_hwmod, |
| 2335 | .slave = &omap44xx_i2c1_hwmod, |
| 2336 | .clk = "l4_div_ck", |
| 2337 | .addr = omap44xx_i2c1_addrs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2338 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2339 | }; |
| 2340 | |
| 2341 | /* i2c1 slave ports */ |
| 2342 | static struct omap_hwmod_ocp_if *omap44xx_i2c1_slaves[] = { |
| 2343 | &omap44xx_l4_per__i2c1, |
| 2344 | }; |
| 2345 | |
| 2346 | static struct omap_hwmod omap44xx_i2c1_hwmod = { |
| 2347 | .name = "i2c1", |
| 2348 | .class = &omap44xx_i2c_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2349 | .clkdm_name = "l4_per_clkdm", |
Shubhrajyoti D | 3e47dc6 | 2011-12-13 16:25:54 +0530 | [diff] [blame] | 2350 | .flags = HWMOD_16BIT_REG | HWMOD_SET_DEFAULT_CLOCKACT, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2351 | .mpu_irqs = omap44xx_i2c1_irqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2352 | .sdma_reqs = omap44xx_i2c1_sdma_reqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2353 | .main_clk = "i2c1_fck", |
| 2354 | .prcm = { |
| 2355 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2356 | .clkctrl_offs = OMAP4_CM_L4PER_I2C1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2357 | .context_offs = OMAP4_RM_L4PER_I2C1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2358 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2359 | }, |
| 2360 | }, |
| 2361 | .slaves = omap44xx_i2c1_slaves, |
| 2362 | .slaves_cnt = ARRAY_SIZE(omap44xx_i2c1_slaves), |
Andy Green | 4d4441a | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2363 | .dev_attr = &i2c_dev_attr, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2364 | }; |
| 2365 | |
| 2366 | /* i2c2 */ |
| 2367 | static struct omap_hwmod omap44xx_i2c2_hwmod; |
| 2368 | static struct omap_hwmod_irq_info omap44xx_i2c2_irqs[] = { |
| 2369 | { .irq = 57 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2370 | { .irq = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2371 | }; |
| 2372 | |
| 2373 | static struct omap_hwmod_dma_info omap44xx_i2c2_sdma_reqs[] = { |
| 2374 | { .name = "tx", .dma_req = 28 + OMAP44XX_DMA_REQ_START }, |
| 2375 | { .name = "rx", .dma_req = 29 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 2376 | { .dma_req = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2377 | }; |
| 2378 | |
| 2379 | static struct omap_hwmod_addr_space omap44xx_i2c2_addrs[] = { |
| 2380 | { |
| 2381 | .pa_start = 0x48072000, |
| 2382 | .pa_end = 0x480720ff, |
| 2383 | .flags = ADDR_TYPE_RT |
| 2384 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2385 | { } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2386 | }; |
| 2387 | |
| 2388 | /* l4_per -> i2c2 */ |
| 2389 | static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c2 = { |
| 2390 | .master = &omap44xx_l4_per_hwmod, |
| 2391 | .slave = &omap44xx_i2c2_hwmod, |
| 2392 | .clk = "l4_div_ck", |
| 2393 | .addr = omap44xx_i2c2_addrs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2394 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2395 | }; |
| 2396 | |
| 2397 | /* i2c2 slave ports */ |
| 2398 | static struct omap_hwmod_ocp_if *omap44xx_i2c2_slaves[] = { |
| 2399 | &omap44xx_l4_per__i2c2, |
| 2400 | }; |
| 2401 | |
| 2402 | static struct omap_hwmod omap44xx_i2c2_hwmod = { |
| 2403 | .name = "i2c2", |
| 2404 | .class = &omap44xx_i2c_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2405 | .clkdm_name = "l4_per_clkdm", |
Shubhrajyoti D | 3e47dc6 | 2011-12-13 16:25:54 +0530 | [diff] [blame] | 2406 | .flags = HWMOD_16BIT_REG | HWMOD_SET_DEFAULT_CLOCKACT, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2407 | .mpu_irqs = omap44xx_i2c2_irqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2408 | .sdma_reqs = omap44xx_i2c2_sdma_reqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2409 | .main_clk = "i2c2_fck", |
| 2410 | .prcm = { |
| 2411 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2412 | .clkctrl_offs = OMAP4_CM_L4PER_I2C2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2413 | .context_offs = OMAP4_RM_L4PER_I2C2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2414 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2415 | }, |
| 2416 | }, |
| 2417 | .slaves = omap44xx_i2c2_slaves, |
| 2418 | .slaves_cnt = ARRAY_SIZE(omap44xx_i2c2_slaves), |
Andy Green | 4d4441a | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2419 | .dev_attr = &i2c_dev_attr, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2420 | }; |
| 2421 | |
| 2422 | /* i2c3 */ |
| 2423 | static struct omap_hwmod omap44xx_i2c3_hwmod; |
| 2424 | static struct omap_hwmod_irq_info omap44xx_i2c3_irqs[] = { |
| 2425 | { .irq = 61 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2426 | { .irq = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2427 | }; |
| 2428 | |
| 2429 | static struct omap_hwmod_dma_info omap44xx_i2c3_sdma_reqs[] = { |
| 2430 | { .name = "tx", .dma_req = 24 + OMAP44XX_DMA_REQ_START }, |
| 2431 | { .name = "rx", .dma_req = 25 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 2432 | { .dma_req = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2433 | }; |
| 2434 | |
| 2435 | static struct omap_hwmod_addr_space omap44xx_i2c3_addrs[] = { |
| 2436 | { |
| 2437 | .pa_start = 0x48060000, |
| 2438 | .pa_end = 0x480600ff, |
| 2439 | .flags = ADDR_TYPE_RT |
| 2440 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2441 | { } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2442 | }; |
| 2443 | |
| 2444 | /* l4_per -> i2c3 */ |
| 2445 | static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c3 = { |
| 2446 | .master = &omap44xx_l4_per_hwmod, |
| 2447 | .slave = &omap44xx_i2c3_hwmod, |
| 2448 | .clk = "l4_div_ck", |
| 2449 | .addr = omap44xx_i2c3_addrs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2450 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2451 | }; |
| 2452 | |
| 2453 | /* i2c3 slave ports */ |
| 2454 | static struct omap_hwmod_ocp_if *omap44xx_i2c3_slaves[] = { |
| 2455 | &omap44xx_l4_per__i2c3, |
| 2456 | }; |
| 2457 | |
| 2458 | static struct omap_hwmod omap44xx_i2c3_hwmod = { |
| 2459 | .name = "i2c3", |
| 2460 | .class = &omap44xx_i2c_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2461 | .clkdm_name = "l4_per_clkdm", |
Shubhrajyoti D | 3e47dc6 | 2011-12-13 16:25:54 +0530 | [diff] [blame] | 2462 | .flags = HWMOD_16BIT_REG | HWMOD_SET_DEFAULT_CLOCKACT, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2463 | .mpu_irqs = omap44xx_i2c3_irqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2464 | .sdma_reqs = omap44xx_i2c3_sdma_reqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2465 | .main_clk = "i2c3_fck", |
| 2466 | .prcm = { |
| 2467 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2468 | .clkctrl_offs = OMAP4_CM_L4PER_I2C3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2469 | .context_offs = OMAP4_RM_L4PER_I2C3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2470 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2471 | }, |
| 2472 | }, |
| 2473 | .slaves = omap44xx_i2c3_slaves, |
| 2474 | .slaves_cnt = ARRAY_SIZE(omap44xx_i2c3_slaves), |
Andy Green | 4d4441a | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2475 | .dev_attr = &i2c_dev_attr, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2476 | }; |
| 2477 | |
| 2478 | /* i2c4 */ |
| 2479 | static struct omap_hwmod omap44xx_i2c4_hwmod; |
| 2480 | static struct omap_hwmod_irq_info omap44xx_i2c4_irqs[] = { |
| 2481 | { .irq = 62 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2482 | { .irq = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2483 | }; |
| 2484 | |
| 2485 | static struct omap_hwmod_dma_info omap44xx_i2c4_sdma_reqs[] = { |
| 2486 | { .name = "tx", .dma_req = 123 + OMAP44XX_DMA_REQ_START }, |
| 2487 | { .name = "rx", .dma_req = 124 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 2488 | { .dma_req = -1 } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2489 | }; |
| 2490 | |
| 2491 | static struct omap_hwmod_addr_space omap44xx_i2c4_addrs[] = { |
| 2492 | { |
| 2493 | .pa_start = 0x48350000, |
| 2494 | .pa_end = 0x483500ff, |
| 2495 | .flags = ADDR_TYPE_RT |
| 2496 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2497 | { } |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2498 | }; |
| 2499 | |
| 2500 | /* l4_per -> i2c4 */ |
| 2501 | static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c4 = { |
| 2502 | .master = &omap44xx_l4_per_hwmod, |
| 2503 | .slave = &omap44xx_i2c4_hwmod, |
| 2504 | .clk = "l4_div_ck", |
| 2505 | .addr = omap44xx_i2c4_addrs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2506 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2507 | }; |
| 2508 | |
| 2509 | /* i2c4 slave ports */ |
| 2510 | static struct omap_hwmod_ocp_if *omap44xx_i2c4_slaves[] = { |
| 2511 | &omap44xx_l4_per__i2c4, |
| 2512 | }; |
| 2513 | |
| 2514 | static struct omap_hwmod omap44xx_i2c4_hwmod = { |
| 2515 | .name = "i2c4", |
| 2516 | .class = &omap44xx_i2c_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2517 | .clkdm_name = "l4_per_clkdm", |
Shubhrajyoti D | 3e47dc6 | 2011-12-13 16:25:54 +0530 | [diff] [blame] | 2518 | .flags = HWMOD_16BIT_REG | HWMOD_SET_DEFAULT_CLOCKACT, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2519 | .mpu_irqs = omap44xx_i2c4_irqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2520 | .sdma_reqs = omap44xx_i2c4_sdma_reqs, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2521 | .main_clk = "i2c4_fck", |
| 2522 | .prcm = { |
| 2523 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2524 | .clkctrl_offs = OMAP4_CM_L4PER_I2C4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2525 | .context_offs = OMAP4_RM_L4PER_I2C4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2526 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2527 | }, |
| 2528 | }, |
| 2529 | .slaves = omap44xx_i2c4_slaves, |
| 2530 | .slaves_cnt = ARRAY_SIZE(omap44xx_i2c4_slaves), |
Andy Green | 4d4441a | 2011-07-10 05:27:16 -0600 | [diff] [blame] | 2531 | .dev_attr = &i2c_dev_attr, |
Benoit Cousson | f776471 | 2010-09-21 19:37:14 +0530 | [diff] [blame] | 2532 | }; |
| 2533 | |
| 2534 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2535 | * 'ipu' class |
| 2536 | * imaging processor unit |
| 2537 | */ |
| 2538 | |
| 2539 | static struct omap_hwmod_class omap44xx_ipu_hwmod_class = { |
| 2540 | .name = "ipu", |
| 2541 | }; |
| 2542 | |
| 2543 | /* ipu */ |
| 2544 | static struct omap_hwmod_irq_info omap44xx_ipu_irqs[] = { |
| 2545 | { .irq = 100 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2546 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2547 | }; |
| 2548 | |
| 2549 | static struct omap_hwmod_rst_info omap44xx_ipu_c0_resets[] = { |
| 2550 | { .name = "cpu0", .rst_shift = 0 }, |
| 2551 | }; |
| 2552 | |
| 2553 | static struct omap_hwmod_rst_info omap44xx_ipu_c1_resets[] = { |
| 2554 | { .name = "cpu1", .rst_shift = 1 }, |
| 2555 | }; |
| 2556 | |
| 2557 | static struct omap_hwmod_rst_info omap44xx_ipu_resets[] = { |
| 2558 | { .name = "mmu_cache", .rst_shift = 2 }, |
| 2559 | }; |
| 2560 | |
| 2561 | /* ipu master ports */ |
| 2562 | static struct omap_hwmod_ocp_if *omap44xx_ipu_masters[] = { |
| 2563 | &omap44xx_ipu__l3_main_2, |
| 2564 | }; |
| 2565 | |
| 2566 | /* l3_main_2 -> ipu */ |
| 2567 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__ipu = { |
| 2568 | .master = &omap44xx_l3_main_2_hwmod, |
| 2569 | .slave = &omap44xx_ipu_hwmod, |
| 2570 | .clk = "l3_div_ck", |
| 2571 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2572 | }; |
| 2573 | |
| 2574 | /* ipu slave ports */ |
| 2575 | static struct omap_hwmod_ocp_if *omap44xx_ipu_slaves[] = { |
| 2576 | &omap44xx_l3_main_2__ipu, |
| 2577 | }; |
| 2578 | |
| 2579 | /* Pseudo hwmod for reset control purpose only */ |
| 2580 | static struct omap_hwmod omap44xx_ipu_c0_hwmod = { |
| 2581 | .name = "ipu_c0", |
| 2582 | .class = &omap44xx_ipu_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2583 | .clkdm_name = "ducati_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2584 | .flags = HWMOD_INIT_NO_RESET, |
| 2585 | .rst_lines = omap44xx_ipu_c0_resets, |
| 2586 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_ipu_c0_resets), |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2587 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2588 | .omap4 = { |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2589 | .rstctrl_offs = OMAP4_RM_DUCATI_RSTCTRL_OFFSET, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2590 | }, |
| 2591 | }, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2592 | }; |
| 2593 | |
| 2594 | /* Pseudo hwmod for reset control purpose only */ |
| 2595 | static struct omap_hwmod omap44xx_ipu_c1_hwmod = { |
| 2596 | .name = "ipu_c1", |
| 2597 | .class = &omap44xx_ipu_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2598 | .clkdm_name = "ducati_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2599 | .flags = HWMOD_INIT_NO_RESET, |
| 2600 | .rst_lines = omap44xx_ipu_c1_resets, |
| 2601 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_ipu_c1_resets), |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2602 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2603 | .omap4 = { |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2604 | .rstctrl_offs = OMAP4_RM_DUCATI_RSTCTRL_OFFSET, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2605 | }, |
| 2606 | }, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2607 | }; |
| 2608 | |
| 2609 | static struct omap_hwmod omap44xx_ipu_hwmod = { |
| 2610 | .name = "ipu", |
| 2611 | .class = &omap44xx_ipu_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2612 | .clkdm_name = "ducati_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2613 | .mpu_irqs = omap44xx_ipu_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2614 | .rst_lines = omap44xx_ipu_resets, |
| 2615 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_ipu_resets), |
| 2616 | .main_clk = "ipu_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2617 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2618 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2619 | .clkctrl_offs = OMAP4_CM_DUCATI_DUCATI_CLKCTRL_OFFSET, |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2620 | .rstctrl_offs = OMAP4_RM_DUCATI_RSTCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2621 | .context_offs = OMAP4_RM_DUCATI_DUCATI_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2622 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2623 | }, |
| 2624 | }, |
| 2625 | .slaves = omap44xx_ipu_slaves, |
| 2626 | .slaves_cnt = ARRAY_SIZE(omap44xx_ipu_slaves), |
| 2627 | .masters = omap44xx_ipu_masters, |
| 2628 | .masters_cnt = ARRAY_SIZE(omap44xx_ipu_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2629 | }; |
| 2630 | |
| 2631 | /* |
| 2632 | * 'iss' class |
| 2633 | * external images sensor pixel data processor |
| 2634 | */ |
| 2635 | |
| 2636 | static struct omap_hwmod_class_sysconfig omap44xx_iss_sysc = { |
| 2637 | .rev_offs = 0x0000, |
| 2638 | .sysc_offs = 0x0010, |
Fernando Guzman Lugo | d99de7f | 2012-04-13 05:08:03 -0600 | [diff] [blame] | 2639 | /* |
| 2640 | * ISS needs 100 OCP clk cycles delay after a softreset before |
| 2641 | * accessing sysconfig again. |
| 2642 | * The lowest frequency at the moment for L3 bus is 100 MHz, so |
| 2643 | * 1usec delay is needed. Add an x2 margin to be safe (2 usecs). |
| 2644 | * |
| 2645 | * TODO: Indicate errata when available. |
| 2646 | */ |
| 2647 | .srst_udelay = 2, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2648 | .sysc_flags = (SYSC_HAS_MIDLEMODE | SYSC_HAS_RESET_STATUS | |
| 2649 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 2650 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 2651 | SIDLE_SMART_WKUP | MSTANDBY_FORCE | MSTANDBY_NO | |
Benoit Cousson | c614ebf | 2011-07-01 22:54:01 +0200 | [diff] [blame] | 2652 | MSTANDBY_SMART | MSTANDBY_SMART_WKUP), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2653 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 2654 | }; |
| 2655 | |
| 2656 | static struct omap_hwmod_class omap44xx_iss_hwmod_class = { |
| 2657 | .name = "iss", |
| 2658 | .sysc = &omap44xx_iss_sysc, |
| 2659 | }; |
| 2660 | |
| 2661 | /* iss */ |
| 2662 | static struct omap_hwmod_irq_info omap44xx_iss_irqs[] = { |
| 2663 | { .irq = 24 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2664 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2665 | }; |
| 2666 | |
| 2667 | static struct omap_hwmod_dma_info omap44xx_iss_sdma_reqs[] = { |
| 2668 | { .name = "1", .dma_req = 8 + OMAP44XX_DMA_REQ_START }, |
| 2669 | { .name = "2", .dma_req = 9 + OMAP44XX_DMA_REQ_START }, |
| 2670 | { .name = "3", .dma_req = 11 + OMAP44XX_DMA_REQ_START }, |
| 2671 | { .name = "4", .dma_req = 12 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 2672 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2673 | }; |
| 2674 | |
| 2675 | /* iss master ports */ |
| 2676 | static struct omap_hwmod_ocp_if *omap44xx_iss_masters[] = { |
| 2677 | &omap44xx_iss__l3_main_2, |
| 2678 | }; |
| 2679 | |
| 2680 | static struct omap_hwmod_addr_space omap44xx_iss_addrs[] = { |
| 2681 | { |
| 2682 | .pa_start = 0x52000000, |
| 2683 | .pa_end = 0x520000ff, |
| 2684 | .flags = ADDR_TYPE_RT |
| 2685 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2686 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2687 | }; |
| 2688 | |
| 2689 | /* l3_main_2 -> iss */ |
| 2690 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iss = { |
| 2691 | .master = &omap44xx_l3_main_2_hwmod, |
| 2692 | .slave = &omap44xx_iss_hwmod, |
| 2693 | .clk = "l3_div_ck", |
| 2694 | .addr = omap44xx_iss_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2695 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2696 | }; |
| 2697 | |
| 2698 | /* iss slave ports */ |
| 2699 | static struct omap_hwmod_ocp_if *omap44xx_iss_slaves[] = { |
| 2700 | &omap44xx_l3_main_2__iss, |
| 2701 | }; |
| 2702 | |
| 2703 | static struct omap_hwmod_opt_clk iss_opt_clks[] = { |
| 2704 | { .role = "ctrlclk", .clk = "iss_ctrlclk" }, |
| 2705 | }; |
| 2706 | |
| 2707 | static struct omap_hwmod omap44xx_iss_hwmod = { |
| 2708 | .name = "iss", |
| 2709 | .class = &omap44xx_iss_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2710 | .clkdm_name = "iss_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2711 | .mpu_irqs = omap44xx_iss_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2712 | .sdma_reqs = omap44xx_iss_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2713 | .main_clk = "iss_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2714 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2715 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2716 | .clkctrl_offs = OMAP4_CM_CAM_ISS_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2717 | .context_offs = OMAP4_RM_CAM_ISS_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2718 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2719 | }, |
| 2720 | }, |
| 2721 | .opt_clks = iss_opt_clks, |
| 2722 | .opt_clks_cnt = ARRAY_SIZE(iss_opt_clks), |
| 2723 | .slaves = omap44xx_iss_slaves, |
| 2724 | .slaves_cnt = ARRAY_SIZE(omap44xx_iss_slaves), |
| 2725 | .masters = omap44xx_iss_masters, |
| 2726 | .masters_cnt = ARRAY_SIZE(omap44xx_iss_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2727 | }; |
| 2728 | |
| 2729 | /* |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2730 | * 'iva' class |
| 2731 | * multi-standard video encoder/decoder hardware accelerator |
| 2732 | */ |
| 2733 | |
| 2734 | static struct omap_hwmod_class omap44xx_iva_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 2735 | .name = "iva", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2736 | }; |
| 2737 | |
| 2738 | /* iva */ |
| 2739 | static struct omap_hwmod_irq_info omap44xx_iva_irqs[] = { |
| 2740 | { .name = "sync_1", .irq = 103 + OMAP44XX_IRQ_GIC_START }, |
| 2741 | { .name = "sync_0", .irq = 104 + OMAP44XX_IRQ_GIC_START }, |
| 2742 | { .name = "mailbox_0", .irq = 107 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2743 | { .irq = -1 } |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2744 | }; |
| 2745 | |
| 2746 | static struct omap_hwmod_rst_info omap44xx_iva_resets[] = { |
| 2747 | { .name = "logic", .rst_shift = 2 }, |
| 2748 | }; |
| 2749 | |
| 2750 | static struct omap_hwmod_rst_info omap44xx_iva_seq0_resets[] = { |
| 2751 | { .name = "seq0", .rst_shift = 0 }, |
| 2752 | }; |
| 2753 | |
| 2754 | static struct omap_hwmod_rst_info omap44xx_iva_seq1_resets[] = { |
| 2755 | { .name = "seq1", .rst_shift = 1 }, |
| 2756 | }; |
| 2757 | |
| 2758 | /* iva master ports */ |
| 2759 | static struct omap_hwmod_ocp_if *omap44xx_iva_masters[] = { |
| 2760 | &omap44xx_iva__l3_main_2, |
| 2761 | &omap44xx_iva__l3_instr, |
| 2762 | }; |
| 2763 | |
| 2764 | static struct omap_hwmod_addr_space omap44xx_iva_addrs[] = { |
| 2765 | { |
| 2766 | .pa_start = 0x5a000000, |
| 2767 | .pa_end = 0x5a07ffff, |
| 2768 | .flags = ADDR_TYPE_RT |
| 2769 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2770 | { } |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2771 | }; |
| 2772 | |
| 2773 | /* l3_main_2 -> iva */ |
| 2774 | static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iva = { |
| 2775 | .master = &omap44xx_l3_main_2_hwmod, |
| 2776 | .slave = &omap44xx_iva_hwmod, |
| 2777 | .clk = "l3_div_ck", |
| 2778 | .addr = omap44xx_iva_addrs, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2779 | .user = OCP_USER_MPU, |
| 2780 | }; |
| 2781 | |
| 2782 | /* iva slave ports */ |
| 2783 | static struct omap_hwmod_ocp_if *omap44xx_iva_slaves[] = { |
| 2784 | &omap44xx_dsp__iva, |
| 2785 | &omap44xx_l3_main_2__iva, |
| 2786 | }; |
| 2787 | |
| 2788 | /* Pseudo hwmod for reset control purpose only */ |
| 2789 | static struct omap_hwmod omap44xx_iva_seq0_hwmod = { |
| 2790 | .name = "iva_seq0", |
| 2791 | .class = &omap44xx_iva_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2792 | .clkdm_name = "ivahd_clkdm", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2793 | .flags = HWMOD_INIT_NO_RESET, |
| 2794 | .rst_lines = omap44xx_iva_seq0_resets, |
| 2795 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_iva_seq0_resets), |
| 2796 | .prcm = { |
| 2797 | .omap4 = { |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2798 | .rstctrl_offs = OMAP4_RM_IVAHD_RSTCTRL_OFFSET, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2799 | }, |
| 2800 | }, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2801 | }; |
| 2802 | |
| 2803 | /* Pseudo hwmod for reset control purpose only */ |
| 2804 | static struct omap_hwmod omap44xx_iva_seq1_hwmod = { |
| 2805 | .name = "iva_seq1", |
| 2806 | .class = &omap44xx_iva_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2807 | .clkdm_name = "ivahd_clkdm", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2808 | .flags = HWMOD_INIT_NO_RESET, |
| 2809 | .rst_lines = omap44xx_iva_seq1_resets, |
| 2810 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_iva_seq1_resets), |
| 2811 | .prcm = { |
| 2812 | .omap4 = { |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2813 | .rstctrl_offs = OMAP4_RM_IVAHD_RSTCTRL_OFFSET, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2814 | }, |
| 2815 | }, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2816 | }; |
| 2817 | |
| 2818 | static struct omap_hwmod omap44xx_iva_hwmod = { |
| 2819 | .name = "iva", |
| 2820 | .class = &omap44xx_iva_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2821 | .clkdm_name = "ivahd_clkdm", |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2822 | .mpu_irqs = omap44xx_iva_irqs, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2823 | .rst_lines = omap44xx_iva_resets, |
| 2824 | .rst_lines_cnt = ARRAY_SIZE(omap44xx_iva_resets), |
| 2825 | .main_clk = "iva_fck", |
| 2826 | .prcm = { |
| 2827 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2828 | .clkctrl_offs = OMAP4_CM_IVAHD_IVAHD_CLKCTRL_OFFSET, |
Benoit Cousson | eaac329 | 2011-07-10 05:56:31 -0600 | [diff] [blame] | 2829 | .rstctrl_offs = OMAP4_RM_IVAHD_RSTCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2830 | .context_offs = OMAP4_RM_IVAHD_IVAHD_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2831 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2832 | }, |
| 2833 | }, |
| 2834 | .slaves = omap44xx_iva_slaves, |
| 2835 | .slaves_cnt = ARRAY_SIZE(omap44xx_iva_slaves), |
| 2836 | .masters = omap44xx_iva_masters, |
| 2837 | .masters_cnt = ARRAY_SIZE(omap44xx_iva_masters), |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 2838 | }; |
| 2839 | |
| 2840 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2841 | * 'kbd' class |
| 2842 | * keyboard controller |
| 2843 | */ |
| 2844 | |
| 2845 | static struct omap_hwmod_class_sysconfig omap44xx_kbd_sysc = { |
| 2846 | .rev_offs = 0x0000, |
| 2847 | .sysc_offs = 0x0010, |
| 2848 | .syss_offs = 0x0014, |
| 2849 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 2850 | SYSC_HAS_EMUFREE | SYSC_HAS_ENAWAKEUP | |
| 2851 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 2852 | SYSS_HAS_RESET_STATUS), |
| 2853 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 2854 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 2855 | }; |
| 2856 | |
| 2857 | static struct omap_hwmod_class omap44xx_kbd_hwmod_class = { |
| 2858 | .name = "kbd", |
| 2859 | .sysc = &omap44xx_kbd_sysc, |
| 2860 | }; |
| 2861 | |
| 2862 | /* kbd */ |
| 2863 | static struct omap_hwmod omap44xx_kbd_hwmod; |
| 2864 | static struct omap_hwmod_irq_info omap44xx_kbd_irqs[] = { |
| 2865 | { .irq = 120 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2866 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2867 | }; |
| 2868 | |
| 2869 | static struct omap_hwmod_addr_space omap44xx_kbd_addrs[] = { |
| 2870 | { |
| 2871 | .pa_start = 0x4a31c000, |
| 2872 | .pa_end = 0x4a31c07f, |
| 2873 | .flags = ADDR_TYPE_RT |
| 2874 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2875 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2876 | }; |
| 2877 | |
| 2878 | /* l4_wkup -> kbd */ |
| 2879 | static struct omap_hwmod_ocp_if omap44xx_l4_wkup__kbd = { |
| 2880 | .master = &omap44xx_l4_wkup_hwmod, |
| 2881 | .slave = &omap44xx_kbd_hwmod, |
| 2882 | .clk = "l4_wkup_clk_mux_ck", |
| 2883 | .addr = omap44xx_kbd_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2884 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2885 | }; |
| 2886 | |
| 2887 | /* kbd slave ports */ |
| 2888 | static struct omap_hwmod_ocp_if *omap44xx_kbd_slaves[] = { |
| 2889 | &omap44xx_l4_wkup__kbd, |
| 2890 | }; |
| 2891 | |
| 2892 | static struct omap_hwmod omap44xx_kbd_hwmod = { |
| 2893 | .name = "kbd", |
| 2894 | .class = &omap44xx_kbd_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2895 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2896 | .mpu_irqs = omap44xx_kbd_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2897 | .main_clk = "kbd_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2898 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2899 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2900 | .clkctrl_offs = OMAP4_CM_WKUP_KEYBOARD_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2901 | .context_offs = OMAP4_RM_WKUP_KEYBOARD_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2902 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2903 | }, |
| 2904 | }, |
| 2905 | .slaves = omap44xx_kbd_slaves, |
| 2906 | .slaves_cnt = ARRAY_SIZE(omap44xx_kbd_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 2907 | }; |
| 2908 | |
| 2909 | /* |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2910 | * 'mailbox' class |
| 2911 | * mailbox module allowing communication between the on-chip processors using a |
| 2912 | * queued mailbox-interrupt mechanism. |
| 2913 | */ |
| 2914 | |
| 2915 | static struct omap_hwmod_class_sysconfig omap44xx_mailbox_sysc = { |
| 2916 | .rev_offs = 0x0000, |
| 2917 | .sysc_offs = 0x0010, |
| 2918 | .sysc_flags = (SYSC_HAS_RESET_STATUS | SYSC_HAS_SIDLEMODE | |
| 2919 | SYSC_HAS_SOFTRESET), |
| 2920 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 2921 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 2922 | }; |
| 2923 | |
| 2924 | static struct omap_hwmod_class omap44xx_mailbox_hwmod_class = { |
| 2925 | .name = "mailbox", |
| 2926 | .sysc = &omap44xx_mailbox_sysc, |
| 2927 | }; |
| 2928 | |
| 2929 | /* mailbox */ |
| 2930 | static struct omap_hwmod omap44xx_mailbox_hwmod; |
| 2931 | static struct omap_hwmod_irq_info omap44xx_mailbox_irqs[] = { |
| 2932 | { .irq = 26 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2933 | { .irq = -1 } |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2934 | }; |
| 2935 | |
| 2936 | static struct omap_hwmod_addr_space omap44xx_mailbox_addrs[] = { |
| 2937 | { |
| 2938 | .pa_start = 0x4a0f4000, |
| 2939 | .pa_end = 0x4a0f41ff, |
| 2940 | .flags = ADDR_TYPE_RT |
| 2941 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 2942 | { } |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2943 | }; |
| 2944 | |
| 2945 | /* l4_cfg -> mailbox */ |
| 2946 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__mailbox = { |
| 2947 | .master = &omap44xx_l4_cfg_hwmod, |
| 2948 | .slave = &omap44xx_mailbox_hwmod, |
| 2949 | .clk = "l4_div_ck", |
| 2950 | .addr = omap44xx_mailbox_addrs, |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2951 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 2952 | }; |
| 2953 | |
| 2954 | /* mailbox slave ports */ |
| 2955 | static struct omap_hwmod_ocp_if *omap44xx_mailbox_slaves[] = { |
| 2956 | &omap44xx_l4_cfg__mailbox, |
| 2957 | }; |
| 2958 | |
| 2959 | static struct omap_hwmod omap44xx_mailbox_hwmod = { |
| 2960 | .name = "mailbox", |
| 2961 | .class = &omap44xx_mailbox_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 2962 | .clkdm_name = "l4_cfg_clkdm", |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2963 | .mpu_irqs = omap44xx_mailbox_irqs, |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 2964 | .prcm = { |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2965 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 2966 | .clkctrl_offs = OMAP4_CM_L4CFG_MAILBOX_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 2967 | .context_offs = OMAP4_RM_L4CFG_MAILBOX_CONTEXT_OFFSET, |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2968 | }, |
| 2969 | }, |
| 2970 | .slaves = omap44xx_mailbox_slaves, |
| 2971 | .slaves_cnt = ARRAY_SIZE(omap44xx_mailbox_slaves), |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 2972 | }; |
| 2973 | |
| 2974 | /* |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 2975 | * 'mcbsp' class |
| 2976 | * multi channel buffered serial port controller |
| 2977 | */ |
| 2978 | |
| 2979 | static struct omap_hwmod_class_sysconfig omap44xx_mcbsp_sysc = { |
| 2980 | .sysc_offs = 0x008c, |
| 2981 | .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_ENAWAKEUP | |
| 2982 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 2983 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 2984 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 2985 | }; |
| 2986 | |
| 2987 | static struct omap_hwmod_class omap44xx_mcbsp_hwmod_class = { |
| 2988 | .name = "mcbsp", |
| 2989 | .sysc = &omap44xx_mcbsp_sysc, |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 2990 | .rev = MCBSP_CONFIG_TYPE4, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 2991 | }; |
| 2992 | |
| 2993 | /* mcbsp1 */ |
| 2994 | static struct omap_hwmod omap44xx_mcbsp1_hwmod; |
| 2995 | static struct omap_hwmod_irq_info omap44xx_mcbsp1_irqs[] = { |
| 2996 | { .irq = 17 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 2997 | { .irq = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 2998 | }; |
| 2999 | |
| 3000 | static struct omap_hwmod_dma_info omap44xx_mcbsp1_sdma_reqs[] = { |
| 3001 | { .name = "tx", .dma_req = 32 + OMAP44XX_DMA_REQ_START }, |
| 3002 | { .name = "rx", .dma_req = 33 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3003 | { .dma_req = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3004 | }; |
| 3005 | |
| 3006 | static struct omap_hwmod_addr_space omap44xx_mcbsp1_addrs[] = { |
| 3007 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3008 | .name = "mpu", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3009 | .pa_start = 0x40122000, |
| 3010 | .pa_end = 0x401220ff, |
| 3011 | .flags = ADDR_TYPE_RT |
| 3012 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3013 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3014 | }; |
| 3015 | |
| 3016 | /* l4_abe -> mcbsp1 */ |
| 3017 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp1 = { |
| 3018 | .master = &omap44xx_l4_abe_hwmod, |
| 3019 | .slave = &omap44xx_mcbsp1_hwmod, |
| 3020 | .clk = "ocp_abe_iclk", |
| 3021 | .addr = omap44xx_mcbsp1_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3022 | .user = OCP_USER_MPU, |
| 3023 | }; |
| 3024 | |
| 3025 | static struct omap_hwmod_addr_space omap44xx_mcbsp1_dma_addrs[] = { |
| 3026 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3027 | .name = "dma", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3028 | .pa_start = 0x49022000, |
| 3029 | .pa_end = 0x490220ff, |
| 3030 | .flags = ADDR_TYPE_RT |
| 3031 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3032 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3033 | }; |
| 3034 | |
| 3035 | /* l4_abe -> mcbsp1 (dma) */ |
| 3036 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp1_dma = { |
| 3037 | .master = &omap44xx_l4_abe_hwmod, |
| 3038 | .slave = &omap44xx_mcbsp1_hwmod, |
| 3039 | .clk = "ocp_abe_iclk", |
| 3040 | .addr = omap44xx_mcbsp1_dma_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3041 | .user = OCP_USER_SDMA, |
| 3042 | }; |
| 3043 | |
| 3044 | /* mcbsp1 slave ports */ |
| 3045 | static struct omap_hwmod_ocp_if *omap44xx_mcbsp1_slaves[] = { |
| 3046 | &omap44xx_l4_abe__mcbsp1, |
| 3047 | &omap44xx_l4_abe__mcbsp1_dma, |
| 3048 | }; |
| 3049 | |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3050 | static struct omap_hwmod_opt_clk mcbsp1_opt_clks[] = { |
| 3051 | { .role = "pad_fck", .clk = "pad_clks_ck" }, |
| 3052 | { .role = "prcm_clk", .clk = "mcbsp1_sync_mux_ck" }, |
| 3053 | }; |
| 3054 | |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3055 | static struct omap_hwmod omap44xx_mcbsp1_hwmod = { |
| 3056 | .name = "mcbsp1", |
| 3057 | .class = &omap44xx_mcbsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3058 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3059 | .mpu_irqs = omap44xx_mcbsp1_irqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3060 | .sdma_reqs = omap44xx_mcbsp1_sdma_reqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3061 | .main_clk = "mcbsp1_fck", |
| 3062 | .prcm = { |
| 3063 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3064 | .clkctrl_offs = OMAP4_CM1_ABE_MCBSP1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3065 | .context_offs = OMAP4_RM_ABE_MCBSP1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3066 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3067 | }, |
| 3068 | }, |
| 3069 | .slaves = omap44xx_mcbsp1_slaves, |
| 3070 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcbsp1_slaves), |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3071 | .opt_clks = mcbsp1_opt_clks, |
| 3072 | .opt_clks_cnt = ARRAY_SIZE(mcbsp1_opt_clks), |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3073 | }; |
| 3074 | |
| 3075 | /* mcbsp2 */ |
| 3076 | static struct omap_hwmod omap44xx_mcbsp2_hwmod; |
| 3077 | static struct omap_hwmod_irq_info omap44xx_mcbsp2_irqs[] = { |
| 3078 | { .irq = 22 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3079 | { .irq = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3080 | }; |
| 3081 | |
| 3082 | static struct omap_hwmod_dma_info omap44xx_mcbsp2_sdma_reqs[] = { |
| 3083 | { .name = "tx", .dma_req = 16 + OMAP44XX_DMA_REQ_START }, |
| 3084 | { .name = "rx", .dma_req = 17 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3085 | { .dma_req = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3086 | }; |
| 3087 | |
| 3088 | static struct omap_hwmod_addr_space omap44xx_mcbsp2_addrs[] = { |
| 3089 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3090 | .name = "mpu", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3091 | .pa_start = 0x40124000, |
| 3092 | .pa_end = 0x401240ff, |
| 3093 | .flags = ADDR_TYPE_RT |
| 3094 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3095 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3096 | }; |
| 3097 | |
| 3098 | /* l4_abe -> mcbsp2 */ |
| 3099 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp2 = { |
| 3100 | .master = &omap44xx_l4_abe_hwmod, |
| 3101 | .slave = &omap44xx_mcbsp2_hwmod, |
| 3102 | .clk = "ocp_abe_iclk", |
| 3103 | .addr = omap44xx_mcbsp2_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3104 | .user = OCP_USER_MPU, |
| 3105 | }; |
| 3106 | |
| 3107 | static struct omap_hwmod_addr_space omap44xx_mcbsp2_dma_addrs[] = { |
| 3108 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3109 | .name = "dma", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3110 | .pa_start = 0x49024000, |
| 3111 | .pa_end = 0x490240ff, |
| 3112 | .flags = ADDR_TYPE_RT |
| 3113 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3114 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3115 | }; |
| 3116 | |
| 3117 | /* l4_abe -> mcbsp2 (dma) */ |
| 3118 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp2_dma = { |
| 3119 | .master = &omap44xx_l4_abe_hwmod, |
| 3120 | .slave = &omap44xx_mcbsp2_hwmod, |
| 3121 | .clk = "ocp_abe_iclk", |
| 3122 | .addr = omap44xx_mcbsp2_dma_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3123 | .user = OCP_USER_SDMA, |
| 3124 | }; |
| 3125 | |
| 3126 | /* mcbsp2 slave ports */ |
| 3127 | static struct omap_hwmod_ocp_if *omap44xx_mcbsp2_slaves[] = { |
| 3128 | &omap44xx_l4_abe__mcbsp2, |
| 3129 | &omap44xx_l4_abe__mcbsp2_dma, |
| 3130 | }; |
| 3131 | |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3132 | static struct omap_hwmod_opt_clk mcbsp2_opt_clks[] = { |
| 3133 | { .role = "pad_fck", .clk = "pad_clks_ck" }, |
| 3134 | { .role = "prcm_clk", .clk = "mcbsp2_sync_mux_ck" }, |
| 3135 | }; |
| 3136 | |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3137 | static struct omap_hwmod omap44xx_mcbsp2_hwmod = { |
| 3138 | .name = "mcbsp2", |
| 3139 | .class = &omap44xx_mcbsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3140 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3141 | .mpu_irqs = omap44xx_mcbsp2_irqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3142 | .sdma_reqs = omap44xx_mcbsp2_sdma_reqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3143 | .main_clk = "mcbsp2_fck", |
| 3144 | .prcm = { |
| 3145 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3146 | .clkctrl_offs = OMAP4_CM1_ABE_MCBSP2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3147 | .context_offs = OMAP4_RM_ABE_MCBSP2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3148 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3149 | }, |
| 3150 | }, |
| 3151 | .slaves = omap44xx_mcbsp2_slaves, |
| 3152 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcbsp2_slaves), |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3153 | .opt_clks = mcbsp2_opt_clks, |
| 3154 | .opt_clks_cnt = ARRAY_SIZE(mcbsp2_opt_clks), |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3155 | }; |
| 3156 | |
| 3157 | /* mcbsp3 */ |
| 3158 | static struct omap_hwmod omap44xx_mcbsp3_hwmod; |
| 3159 | static struct omap_hwmod_irq_info omap44xx_mcbsp3_irqs[] = { |
| 3160 | { .irq = 23 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3161 | { .irq = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3162 | }; |
| 3163 | |
| 3164 | static struct omap_hwmod_dma_info omap44xx_mcbsp3_sdma_reqs[] = { |
| 3165 | { .name = "tx", .dma_req = 18 + OMAP44XX_DMA_REQ_START }, |
| 3166 | { .name = "rx", .dma_req = 19 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3167 | { .dma_req = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3168 | }; |
| 3169 | |
| 3170 | static struct omap_hwmod_addr_space omap44xx_mcbsp3_addrs[] = { |
| 3171 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3172 | .name = "mpu", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3173 | .pa_start = 0x40126000, |
| 3174 | .pa_end = 0x401260ff, |
| 3175 | .flags = ADDR_TYPE_RT |
| 3176 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3177 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3178 | }; |
| 3179 | |
| 3180 | /* l4_abe -> mcbsp3 */ |
| 3181 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp3 = { |
| 3182 | .master = &omap44xx_l4_abe_hwmod, |
| 3183 | .slave = &omap44xx_mcbsp3_hwmod, |
| 3184 | .clk = "ocp_abe_iclk", |
| 3185 | .addr = omap44xx_mcbsp3_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3186 | .user = OCP_USER_MPU, |
| 3187 | }; |
| 3188 | |
| 3189 | static struct omap_hwmod_addr_space omap44xx_mcbsp3_dma_addrs[] = { |
| 3190 | { |
Kishon Vijay Abraham I | cb7e9de | 2011-02-24 15:16:50 +0530 | [diff] [blame] | 3191 | .name = "dma", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3192 | .pa_start = 0x49026000, |
| 3193 | .pa_end = 0x490260ff, |
| 3194 | .flags = ADDR_TYPE_RT |
| 3195 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3196 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3197 | }; |
| 3198 | |
| 3199 | /* l4_abe -> mcbsp3 (dma) */ |
| 3200 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcbsp3_dma = { |
| 3201 | .master = &omap44xx_l4_abe_hwmod, |
| 3202 | .slave = &omap44xx_mcbsp3_hwmod, |
| 3203 | .clk = "ocp_abe_iclk", |
| 3204 | .addr = omap44xx_mcbsp3_dma_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3205 | .user = OCP_USER_SDMA, |
| 3206 | }; |
| 3207 | |
| 3208 | /* mcbsp3 slave ports */ |
| 3209 | static struct omap_hwmod_ocp_if *omap44xx_mcbsp3_slaves[] = { |
| 3210 | &omap44xx_l4_abe__mcbsp3, |
| 3211 | &omap44xx_l4_abe__mcbsp3_dma, |
| 3212 | }; |
| 3213 | |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3214 | static struct omap_hwmod_opt_clk mcbsp3_opt_clks[] = { |
| 3215 | { .role = "pad_fck", .clk = "pad_clks_ck" }, |
| 3216 | { .role = "prcm_clk", .clk = "mcbsp3_sync_mux_ck" }, |
| 3217 | }; |
| 3218 | |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3219 | static struct omap_hwmod omap44xx_mcbsp3_hwmod = { |
| 3220 | .name = "mcbsp3", |
| 3221 | .class = &omap44xx_mcbsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3222 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3223 | .mpu_irqs = omap44xx_mcbsp3_irqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3224 | .sdma_reqs = omap44xx_mcbsp3_sdma_reqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3225 | .main_clk = "mcbsp3_fck", |
| 3226 | .prcm = { |
| 3227 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3228 | .clkctrl_offs = OMAP4_CM1_ABE_MCBSP3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3229 | .context_offs = OMAP4_RM_ABE_MCBSP3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3230 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3231 | }, |
| 3232 | }, |
| 3233 | .slaves = omap44xx_mcbsp3_slaves, |
| 3234 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcbsp3_slaves), |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3235 | .opt_clks = mcbsp3_opt_clks, |
| 3236 | .opt_clks_cnt = ARRAY_SIZE(mcbsp3_opt_clks), |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3237 | }; |
| 3238 | |
| 3239 | /* mcbsp4 */ |
| 3240 | static struct omap_hwmod omap44xx_mcbsp4_hwmod; |
| 3241 | static struct omap_hwmod_irq_info omap44xx_mcbsp4_irqs[] = { |
| 3242 | { .irq = 16 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3243 | { .irq = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3244 | }; |
| 3245 | |
| 3246 | static struct omap_hwmod_dma_info omap44xx_mcbsp4_sdma_reqs[] = { |
| 3247 | { .name = "tx", .dma_req = 30 + OMAP44XX_DMA_REQ_START }, |
| 3248 | { .name = "rx", .dma_req = 31 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3249 | { .dma_req = -1 } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3250 | }; |
| 3251 | |
| 3252 | static struct omap_hwmod_addr_space omap44xx_mcbsp4_addrs[] = { |
| 3253 | { |
| 3254 | .pa_start = 0x48096000, |
| 3255 | .pa_end = 0x480960ff, |
| 3256 | .flags = ADDR_TYPE_RT |
| 3257 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3258 | { } |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3259 | }; |
| 3260 | |
| 3261 | /* l4_per -> mcbsp4 */ |
| 3262 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mcbsp4 = { |
| 3263 | .master = &omap44xx_l4_per_hwmod, |
| 3264 | .slave = &omap44xx_mcbsp4_hwmod, |
| 3265 | .clk = "l4_div_ck", |
| 3266 | .addr = omap44xx_mcbsp4_addrs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3267 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3268 | }; |
| 3269 | |
| 3270 | /* mcbsp4 slave ports */ |
| 3271 | static struct omap_hwmod_ocp_if *omap44xx_mcbsp4_slaves[] = { |
| 3272 | &omap44xx_l4_per__mcbsp4, |
| 3273 | }; |
| 3274 | |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3275 | static struct omap_hwmod_opt_clk mcbsp4_opt_clks[] = { |
| 3276 | { .role = "pad_fck", .clk = "pad_clks_ck" }, |
| 3277 | { .role = "prcm_clk", .clk = "mcbsp4_sync_mux_ck" }, |
| 3278 | }; |
| 3279 | |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3280 | static struct omap_hwmod omap44xx_mcbsp4_hwmod = { |
| 3281 | .name = "mcbsp4", |
| 3282 | .class = &omap44xx_mcbsp_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3283 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3284 | .mpu_irqs = omap44xx_mcbsp4_irqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3285 | .sdma_reqs = omap44xx_mcbsp4_sdma_reqs, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3286 | .main_clk = "mcbsp4_fck", |
| 3287 | .prcm = { |
| 3288 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3289 | .clkctrl_offs = OMAP4_CM_L4PER_MCBSP4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3290 | .context_offs = OMAP4_RM_L4PER_MCBSP4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3291 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3292 | }, |
| 3293 | }, |
| 3294 | .slaves = omap44xx_mcbsp4_slaves, |
| 3295 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcbsp4_slaves), |
Paul Walmsley | 503d0ea | 2012-04-04 09:11:48 -0600 | [diff] [blame] | 3296 | .opt_clks = mcbsp4_opt_clks, |
| 3297 | .opt_clks_cnt = ARRAY_SIZE(mcbsp4_opt_clks), |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 3298 | }; |
| 3299 | |
| 3300 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3301 | * 'mcpdm' class |
| 3302 | * multi channel pdm controller (proprietary interface with phoenix power |
| 3303 | * ic) |
| 3304 | */ |
| 3305 | |
| 3306 | static struct omap_hwmod_class_sysconfig omap44xx_mcpdm_sysc = { |
| 3307 | .rev_offs = 0x0000, |
| 3308 | .sysc_offs = 0x0010, |
| 3309 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_RESET_STATUS | |
| 3310 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 3311 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 3312 | SIDLE_SMART_WKUP), |
| 3313 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 3314 | }; |
| 3315 | |
| 3316 | static struct omap_hwmod_class omap44xx_mcpdm_hwmod_class = { |
| 3317 | .name = "mcpdm", |
| 3318 | .sysc = &omap44xx_mcpdm_sysc, |
| 3319 | }; |
| 3320 | |
| 3321 | /* mcpdm */ |
| 3322 | static struct omap_hwmod omap44xx_mcpdm_hwmod; |
| 3323 | static struct omap_hwmod_irq_info omap44xx_mcpdm_irqs[] = { |
| 3324 | { .irq = 112 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3325 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3326 | }; |
| 3327 | |
| 3328 | static struct omap_hwmod_dma_info omap44xx_mcpdm_sdma_reqs[] = { |
| 3329 | { .name = "up_link", .dma_req = 64 + OMAP44XX_DMA_REQ_START }, |
| 3330 | { .name = "dn_link", .dma_req = 65 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3331 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3332 | }; |
| 3333 | |
| 3334 | static struct omap_hwmod_addr_space omap44xx_mcpdm_addrs[] = { |
| 3335 | { |
| 3336 | .pa_start = 0x40132000, |
| 3337 | .pa_end = 0x4013207f, |
| 3338 | .flags = ADDR_TYPE_RT |
| 3339 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3340 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3341 | }; |
| 3342 | |
| 3343 | /* l4_abe -> mcpdm */ |
| 3344 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcpdm = { |
| 3345 | .master = &omap44xx_l4_abe_hwmod, |
| 3346 | .slave = &omap44xx_mcpdm_hwmod, |
| 3347 | .clk = "ocp_abe_iclk", |
| 3348 | .addr = omap44xx_mcpdm_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3349 | .user = OCP_USER_MPU, |
| 3350 | }; |
| 3351 | |
| 3352 | static struct omap_hwmod_addr_space omap44xx_mcpdm_dma_addrs[] = { |
| 3353 | { |
| 3354 | .pa_start = 0x49032000, |
| 3355 | .pa_end = 0x4903207f, |
| 3356 | .flags = ADDR_TYPE_RT |
| 3357 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3358 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3359 | }; |
| 3360 | |
| 3361 | /* l4_abe -> mcpdm (dma) */ |
| 3362 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__mcpdm_dma = { |
| 3363 | .master = &omap44xx_l4_abe_hwmod, |
| 3364 | .slave = &omap44xx_mcpdm_hwmod, |
| 3365 | .clk = "ocp_abe_iclk", |
| 3366 | .addr = omap44xx_mcpdm_dma_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3367 | .user = OCP_USER_SDMA, |
| 3368 | }; |
| 3369 | |
| 3370 | /* mcpdm slave ports */ |
| 3371 | static struct omap_hwmod_ocp_if *omap44xx_mcpdm_slaves[] = { |
| 3372 | &omap44xx_l4_abe__mcpdm, |
| 3373 | &omap44xx_l4_abe__mcpdm_dma, |
| 3374 | }; |
| 3375 | |
| 3376 | static struct omap_hwmod omap44xx_mcpdm_hwmod = { |
| 3377 | .name = "mcpdm", |
| 3378 | .class = &omap44xx_mcpdm_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3379 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3380 | .mpu_irqs = omap44xx_mcpdm_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3381 | .sdma_reqs = omap44xx_mcpdm_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3382 | .main_clk = "mcpdm_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3383 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3384 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3385 | .clkctrl_offs = OMAP4_CM1_ABE_PDM_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3386 | .context_offs = OMAP4_RM_ABE_PDM_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3387 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3388 | }, |
| 3389 | }, |
| 3390 | .slaves = omap44xx_mcpdm_slaves, |
| 3391 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcpdm_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3392 | }; |
| 3393 | |
| 3394 | /* |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3395 | * 'mcspi' class |
| 3396 | * multichannel serial port interface (mcspi) / master/slave synchronous serial |
| 3397 | * bus |
| 3398 | */ |
| 3399 | |
| 3400 | static struct omap_hwmod_class_sysconfig omap44xx_mcspi_sysc = { |
| 3401 | .rev_offs = 0x0000, |
| 3402 | .sysc_offs = 0x0010, |
| 3403 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_RESET_STATUS | |
| 3404 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 3405 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 3406 | SIDLE_SMART_WKUP), |
| 3407 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 3408 | }; |
| 3409 | |
| 3410 | static struct omap_hwmod_class omap44xx_mcspi_hwmod_class = { |
| 3411 | .name = "mcspi", |
| 3412 | .sysc = &omap44xx_mcspi_sysc, |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3413 | .rev = OMAP4_MCSPI_REV, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3414 | }; |
| 3415 | |
| 3416 | /* mcspi1 */ |
| 3417 | static struct omap_hwmod omap44xx_mcspi1_hwmod; |
| 3418 | static struct omap_hwmod_irq_info omap44xx_mcspi1_irqs[] = { |
| 3419 | { .irq = 65 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3420 | { .irq = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3421 | }; |
| 3422 | |
| 3423 | static struct omap_hwmod_dma_info omap44xx_mcspi1_sdma_reqs[] = { |
| 3424 | { .name = "tx0", .dma_req = 34 + OMAP44XX_DMA_REQ_START }, |
| 3425 | { .name = "rx0", .dma_req = 35 + OMAP44XX_DMA_REQ_START }, |
| 3426 | { .name = "tx1", .dma_req = 36 + OMAP44XX_DMA_REQ_START }, |
| 3427 | { .name = "rx1", .dma_req = 37 + OMAP44XX_DMA_REQ_START }, |
| 3428 | { .name = "tx2", .dma_req = 38 + OMAP44XX_DMA_REQ_START }, |
| 3429 | { .name = "rx2", .dma_req = 39 + OMAP44XX_DMA_REQ_START }, |
| 3430 | { .name = "tx3", .dma_req = 40 + OMAP44XX_DMA_REQ_START }, |
| 3431 | { .name = "rx3", .dma_req = 41 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3432 | { .dma_req = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3433 | }; |
| 3434 | |
| 3435 | static struct omap_hwmod_addr_space omap44xx_mcspi1_addrs[] = { |
| 3436 | { |
| 3437 | .pa_start = 0x48098000, |
| 3438 | .pa_end = 0x480981ff, |
| 3439 | .flags = ADDR_TYPE_RT |
| 3440 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3441 | { } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3442 | }; |
| 3443 | |
| 3444 | /* l4_per -> mcspi1 */ |
| 3445 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mcspi1 = { |
| 3446 | .master = &omap44xx_l4_per_hwmod, |
| 3447 | .slave = &omap44xx_mcspi1_hwmod, |
| 3448 | .clk = "l4_div_ck", |
| 3449 | .addr = omap44xx_mcspi1_addrs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3450 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3451 | }; |
| 3452 | |
| 3453 | /* mcspi1 slave ports */ |
| 3454 | static struct omap_hwmod_ocp_if *omap44xx_mcspi1_slaves[] = { |
| 3455 | &omap44xx_l4_per__mcspi1, |
| 3456 | }; |
| 3457 | |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3458 | /* mcspi1 dev_attr */ |
| 3459 | static struct omap2_mcspi_dev_attr mcspi1_dev_attr = { |
| 3460 | .num_chipselect = 4, |
| 3461 | }; |
| 3462 | |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3463 | static struct omap_hwmod omap44xx_mcspi1_hwmod = { |
| 3464 | .name = "mcspi1", |
| 3465 | .class = &omap44xx_mcspi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3466 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3467 | .mpu_irqs = omap44xx_mcspi1_irqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3468 | .sdma_reqs = omap44xx_mcspi1_sdma_reqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3469 | .main_clk = "mcspi1_fck", |
| 3470 | .prcm = { |
| 3471 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3472 | .clkctrl_offs = OMAP4_CM_L4PER_MCSPI1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3473 | .context_offs = OMAP4_RM_L4PER_MCSPI1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3474 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3475 | }, |
| 3476 | }, |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3477 | .dev_attr = &mcspi1_dev_attr, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3478 | .slaves = omap44xx_mcspi1_slaves, |
| 3479 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcspi1_slaves), |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3480 | }; |
| 3481 | |
| 3482 | /* mcspi2 */ |
| 3483 | static struct omap_hwmod omap44xx_mcspi2_hwmod; |
| 3484 | static struct omap_hwmod_irq_info omap44xx_mcspi2_irqs[] = { |
| 3485 | { .irq = 66 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3486 | { .irq = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3487 | }; |
| 3488 | |
| 3489 | static struct omap_hwmod_dma_info omap44xx_mcspi2_sdma_reqs[] = { |
| 3490 | { .name = "tx0", .dma_req = 42 + OMAP44XX_DMA_REQ_START }, |
| 3491 | { .name = "rx0", .dma_req = 43 + OMAP44XX_DMA_REQ_START }, |
| 3492 | { .name = "tx1", .dma_req = 44 + OMAP44XX_DMA_REQ_START }, |
| 3493 | { .name = "rx1", .dma_req = 45 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3494 | { .dma_req = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3495 | }; |
| 3496 | |
| 3497 | static struct omap_hwmod_addr_space omap44xx_mcspi2_addrs[] = { |
| 3498 | { |
| 3499 | .pa_start = 0x4809a000, |
| 3500 | .pa_end = 0x4809a1ff, |
| 3501 | .flags = ADDR_TYPE_RT |
| 3502 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3503 | { } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3504 | }; |
| 3505 | |
| 3506 | /* l4_per -> mcspi2 */ |
| 3507 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mcspi2 = { |
| 3508 | .master = &omap44xx_l4_per_hwmod, |
| 3509 | .slave = &omap44xx_mcspi2_hwmod, |
| 3510 | .clk = "l4_div_ck", |
| 3511 | .addr = omap44xx_mcspi2_addrs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3512 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3513 | }; |
| 3514 | |
| 3515 | /* mcspi2 slave ports */ |
| 3516 | static struct omap_hwmod_ocp_if *omap44xx_mcspi2_slaves[] = { |
| 3517 | &omap44xx_l4_per__mcspi2, |
| 3518 | }; |
| 3519 | |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3520 | /* mcspi2 dev_attr */ |
| 3521 | static struct omap2_mcspi_dev_attr mcspi2_dev_attr = { |
| 3522 | .num_chipselect = 2, |
| 3523 | }; |
| 3524 | |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3525 | static struct omap_hwmod omap44xx_mcspi2_hwmod = { |
| 3526 | .name = "mcspi2", |
| 3527 | .class = &omap44xx_mcspi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3528 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3529 | .mpu_irqs = omap44xx_mcspi2_irqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3530 | .sdma_reqs = omap44xx_mcspi2_sdma_reqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3531 | .main_clk = "mcspi2_fck", |
| 3532 | .prcm = { |
| 3533 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3534 | .clkctrl_offs = OMAP4_CM_L4PER_MCSPI2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3535 | .context_offs = OMAP4_RM_L4PER_MCSPI2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3536 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3537 | }, |
| 3538 | }, |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3539 | .dev_attr = &mcspi2_dev_attr, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3540 | .slaves = omap44xx_mcspi2_slaves, |
| 3541 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcspi2_slaves), |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3542 | }; |
| 3543 | |
| 3544 | /* mcspi3 */ |
| 3545 | static struct omap_hwmod omap44xx_mcspi3_hwmod; |
| 3546 | static struct omap_hwmod_irq_info omap44xx_mcspi3_irqs[] = { |
| 3547 | { .irq = 91 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3548 | { .irq = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3549 | }; |
| 3550 | |
| 3551 | static struct omap_hwmod_dma_info omap44xx_mcspi3_sdma_reqs[] = { |
| 3552 | { .name = "tx0", .dma_req = 14 + OMAP44XX_DMA_REQ_START }, |
| 3553 | { .name = "rx0", .dma_req = 15 + OMAP44XX_DMA_REQ_START }, |
| 3554 | { .name = "tx1", .dma_req = 22 + OMAP44XX_DMA_REQ_START }, |
| 3555 | { .name = "rx1", .dma_req = 23 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3556 | { .dma_req = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3557 | }; |
| 3558 | |
| 3559 | static struct omap_hwmod_addr_space omap44xx_mcspi3_addrs[] = { |
| 3560 | { |
| 3561 | .pa_start = 0x480b8000, |
| 3562 | .pa_end = 0x480b81ff, |
| 3563 | .flags = ADDR_TYPE_RT |
| 3564 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3565 | { } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3566 | }; |
| 3567 | |
| 3568 | /* l4_per -> mcspi3 */ |
| 3569 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mcspi3 = { |
| 3570 | .master = &omap44xx_l4_per_hwmod, |
| 3571 | .slave = &omap44xx_mcspi3_hwmod, |
| 3572 | .clk = "l4_div_ck", |
| 3573 | .addr = omap44xx_mcspi3_addrs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3574 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3575 | }; |
| 3576 | |
| 3577 | /* mcspi3 slave ports */ |
| 3578 | static struct omap_hwmod_ocp_if *omap44xx_mcspi3_slaves[] = { |
| 3579 | &omap44xx_l4_per__mcspi3, |
| 3580 | }; |
| 3581 | |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3582 | /* mcspi3 dev_attr */ |
| 3583 | static struct omap2_mcspi_dev_attr mcspi3_dev_attr = { |
| 3584 | .num_chipselect = 2, |
| 3585 | }; |
| 3586 | |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3587 | static struct omap_hwmod omap44xx_mcspi3_hwmod = { |
| 3588 | .name = "mcspi3", |
| 3589 | .class = &omap44xx_mcspi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3590 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3591 | .mpu_irqs = omap44xx_mcspi3_irqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3592 | .sdma_reqs = omap44xx_mcspi3_sdma_reqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3593 | .main_clk = "mcspi3_fck", |
| 3594 | .prcm = { |
| 3595 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3596 | .clkctrl_offs = OMAP4_CM_L4PER_MCSPI3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3597 | .context_offs = OMAP4_RM_L4PER_MCSPI3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3598 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3599 | }, |
| 3600 | }, |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3601 | .dev_attr = &mcspi3_dev_attr, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3602 | .slaves = omap44xx_mcspi3_slaves, |
| 3603 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcspi3_slaves), |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3604 | }; |
| 3605 | |
| 3606 | /* mcspi4 */ |
| 3607 | static struct omap_hwmod omap44xx_mcspi4_hwmod; |
| 3608 | static struct omap_hwmod_irq_info omap44xx_mcspi4_irqs[] = { |
| 3609 | { .irq = 48 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3610 | { .irq = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3611 | }; |
| 3612 | |
| 3613 | static struct omap_hwmod_dma_info omap44xx_mcspi4_sdma_reqs[] = { |
| 3614 | { .name = "tx0", .dma_req = 69 + OMAP44XX_DMA_REQ_START }, |
| 3615 | { .name = "rx0", .dma_req = 70 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3616 | { .dma_req = -1 } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3617 | }; |
| 3618 | |
| 3619 | static struct omap_hwmod_addr_space omap44xx_mcspi4_addrs[] = { |
| 3620 | { |
| 3621 | .pa_start = 0x480ba000, |
| 3622 | .pa_end = 0x480ba1ff, |
| 3623 | .flags = ADDR_TYPE_RT |
| 3624 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3625 | { } |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3626 | }; |
| 3627 | |
| 3628 | /* l4_per -> mcspi4 */ |
| 3629 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mcspi4 = { |
| 3630 | .master = &omap44xx_l4_per_hwmod, |
| 3631 | .slave = &omap44xx_mcspi4_hwmod, |
| 3632 | .clk = "l4_div_ck", |
| 3633 | .addr = omap44xx_mcspi4_addrs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3634 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3635 | }; |
| 3636 | |
| 3637 | /* mcspi4 slave ports */ |
| 3638 | static struct omap_hwmod_ocp_if *omap44xx_mcspi4_slaves[] = { |
| 3639 | &omap44xx_l4_per__mcspi4, |
| 3640 | }; |
| 3641 | |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3642 | /* mcspi4 dev_attr */ |
| 3643 | static struct omap2_mcspi_dev_attr mcspi4_dev_attr = { |
| 3644 | .num_chipselect = 1, |
| 3645 | }; |
| 3646 | |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3647 | static struct omap_hwmod omap44xx_mcspi4_hwmod = { |
| 3648 | .name = "mcspi4", |
| 3649 | .class = &omap44xx_mcspi_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3650 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3651 | .mpu_irqs = omap44xx_mcspi4_irqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3652 | .sdma_reqs = omap44xx_mcspi4_sdma_reqs, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3653 | .main_clk = "mcspi4_fck", |
| 3654 | .prcm = { |
| 3655 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3656 | .clkctrl_offs = OMAP4_CM_L4PER_MCSPI4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3657 | .context_offs = OMAP4_RM_L4PER_MCSPI4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3658 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3659 | }, |
| 3660 | }, |
Benoit Cousson | 905a74d | 2011-02-18 14:01:06 +0100 | [diff] [blame] | 3661 | .dev_attr = &mcspi4_dev_attr, |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3662 | .slaves = omap44xx_mcspi4_slaves, |
| 3663 | .slaves_cnt = ARRAY_SIZE(omap44xx_mcspi4_slaves), |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 3664 | }; |
| 3665 | |
| 3666 | /* |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3667 | * 'mmc' class |
| 3668 | * multimedia card high-speed/sd/sdio (mmc/sd/sdio) host controller |
| 3669 | */ |
| 3670 | |
| 3671 | static struct omap_hwmod_class_sysconfig omap44xx_mmc_sysc = { |
| 3672 | .rev_offs = 0x0000, |
| 3673 | .sysc_offs = 0x0010, |
| 3674 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_MIDLEMODE | |
| 3675 | SYSC_HAS_RESET_STATUS | SYSC_HAS_SIDLEMODE | |
| 3676 | SYSC_HAS_SOFTRESET), |
| 3677 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 3678 | SIDLE_SMART_WKUP | MSTANDBY_FORCE | MSTANDBY_NO | |
Benoit Cousson | c614ebf | 2011-07-01 22:54:01 +0200 | [diff] [blame] | 3679 | MSTANDBY_SMART | MSTANDBY_SMART_WKUP), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3680 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 3681 | }; |
| 3682 | |
| 3683 | static struct omap_hwmod_class omap44xx_mmc_hwmod_class = { |
| 3684 | .name = "mmc", |
| 3685 | .sysc = &omap44xx_mmc_sysc, |
| 3686 | }; |
| 3687 | |
| 3688 | /* mmc1 */ |
| 3689 | static struct omap_hwmod_irq_info omap44xx_mmc1_irqs[] = { |
| 3690 | { .irq = 83 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3691 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3692 | }; |
| 3693 | |
| 3694 | static struct omap_hwmod_dma_info omap44xx_mmc1_sdma_reqs[] = { |
| 3695 | { .name = "tx", .dma_req = 60 + OMAP44XX_DMA_REQ_START }, |
| 3696 | { .name = "rx", .dma_req = 61 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3697 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3698 | }; |
| 3699 | |
| 3700 | /* mmc1 master ports */ |
| 3701 | static struct omap_hwmod_ocp_if *omap44xx_mmc1_masters[] = { |
| 3702 | &omap44xx_mmc1__l3_main_1, |
| 3703 | }; |
| 3704 | |
| 3705 | static struct omap_hwmod_addr_space omap44xx_mmc1_addrs[] = { |
| 3706 | { |
| 3707 | .pa_start = 0x4809c000, |
| 3708 | .pa_end = 0x4809c3ff, |
| 3709 | .flags = ADDR_TYPE_RT |
| 3710 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3711 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3712 | }; |
| 3713 | |
| 3714 | /* l4_per -> mmc1 */ |
| 3715 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mmc1 = { |
| 3716 | .master = &omap44xx_l4_per_hwmod, |
| 3717 | .slave = &omap44xx_mmc1_hwmod, |
| 3718 | .clk = "l4_div_ck", |
| 3719 | .addr = omap44xx_mmc1_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3720 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3721 | }; |
| 3722 | |
| 3723 | /* mmc1 slave ports */ |
| 3724 | static struct omap_hwmod_ocp_if *omap44xx_mmc1_slaves[] = { |
| 3725 | &omap44xx_l4_per__mmc1, |
| 3726 | }; |
| 3727 | |
Kishore Kadiyala | 6ab8946 | 2011-03-01 13:12:56 -0800 | [diff] [blame] | 3728 | /* mmc1 dev_attr */ |
| 3729 | static struct omap_mmc_dev_attr mmc1_dev_attr = { |
| 3730 | .flags = OMAP_HSMMC_SUPPORTS_DUAL_VOLT, |
| 3731 | }; |
| 3732 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3733 | static struct omap_hwmod omap44xx_mmc1_hwmod = { |
| 3734 | .name = "mmc1", |
| 3735 | .class = &omap44xx_mmc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3736 | .clkdm_name = "l3_init_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3737 | .mpu_irqs = omap44xx_mmc1_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3738 | .sdma_reqs = omap44xx_mmc1_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3739 | .main_clk = "mmc1_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3740 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3741 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3742 | .clkctrl_offs = OMAP4_CM_L3INIT_MMC1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3743 | .context_offs = OMAP4_RM_L3INIT_MMC1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3744 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3745 | }, |
| 3746 | }, |
Kishore Kadiyala | 6ab8946 | 2011-03-01 13:12:56 -0800 | [diff] [blame] | 3747 | .dev_attr = &mmc1_dev_attr, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3748 | .slaves = omap44xx_mmc1_slaves, |
| 3749 | .slaves_cnt = ARRAY_SIZE(omap44xx_mmc1_slaves), |
| 3750 | .masters = omap44xx_mmc1_masters, |
| 3751 | .masters_cnt = ARRAY_SIZE(omap44xx_mmc1_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3752 | }; |
| 3753 | |
| 3754 | /* mmc2 */ |
| 3755 | static struct omap_hwmod_irq_info omap44xx_mmc2_irqs[] = { |
| 3756 | { .irq = 86 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3757 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3758 | }; |
| 3759 | |
| 3760 | static struct omap_hwmod_dma_info omap44xx_mmc2_sdma_reqs[] = { |
| 3761 | { .name = "tx", .dma_req = 46 + OMAP44XX_DMA_REQ_START }, |
| 3762 | { .name = "rx", .dma_req = 47 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3763 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3764 | }; |
| 3765 | |
| 3766 | /* mmc2 master ports */ |
| 3767 | static struct omap_hwmod_ocp_if *omap44xx_mmc2_masters[] = { |
| 3768 | &omap44xx_mmc2__l3_main_1, |
| 3769 | }; |
| 3770 | |
| 3771 | static struct omap_hwmod_addr_space omap44xx_mmc2_addrs[] = { |
| 3772 | { |
| 3773 | .pa_start = 0x480b4000, |
| 3774 | .pa_end = 0x480b43ff, |
| 3775 | .flags = ADDR_TYPE_RT |
| 3776 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3777 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3778 | }; |
| 3779 | |
| 3780 | /* l4_per -> mmc2 */ |
| 3781 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mmc2 = { |
| 3782 | .master = &omap44xx_l4_per_hwmod, |
| 3783 | .slave = &omap44xx_mmc2_hwmod, |
| 3784 | .clk = "l4_div_ck", |
| 3785 | .addr = omap44xx_mmc2_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3786 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3787 | }; |
| 3788 | |
| 3789 | /* mmc2 slave ports */ |
| 3790 | static struct omap_hwmod_ocp_if *omap44xx_mmc2_slaves[] = { |
| 3791 | &omap44xx_l4_per__mmc2, |
| 3792 | }; |
| 3793 | |
| 3794 | static struct omap_hwmod omap44xx_mmc2_hwmod = { |
| 3795 | .name = "mmc2", |
| 3796 | .class = &omap44xx_mmc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3797 | .clkdm_name = "l3_init_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3798 | .mpu_irqs = omap44xx_mmc2_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3799 | .sdma_reqs = omap44xx_mmc2_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3800 | .main_clk = "mmc2_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3801 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3802 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3803 | .clkctrl_offs = OMAP4_CM_L3INIT_MMC2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3804 | .context_offs = OMAP4_RM_L3INIT_MMC2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3805 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3806 | }, |
| 3807 | }, |
| 3808 | .slaves = omap44xx_mmc2_slaves, |
| 3809 | .slaves_cnt = ARRAY_SIZE(omap44xx_mmc2_slaves), |
| 3810 | .masters = omap44xx_mmc2_masters, |
| 3811 | .masters_cnt = ARRAY_SIZE(omap44xx_mmc2_masters), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3812 | }; |
| 3813 | |
| 3814 | /* mmc3 */ |
| 3815 | static struct omap_hwmod omap44xx_mmc3_hwmod; |
| 3816 | static struct omap_hwmod_irq_info omap44xx_mmc3_irqs[] = { |
| 3817 | { .irq = 94 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3818 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3819 | }; |
| 3820 | |
| 3821 | static struct omap_hwmod_dma_info omap44xx_mmc3_sdma_reqs[] = { |
| 3822 | { .name = "tx", .dma_req = 76 + OMAP44XX_DMA_REQ_START }, |
| 3823 | { .name = "rx", .dma_req = 77 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3824 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3825 | }; |
| 3826 | |
| 3827 | static struct omap_hwmod_addr_space omap44xx_mmc3_addrs[] = { |
| 3828 | { |
| 3829 | .pa_start = 0x480ad000, |
| 3830 | .pa_end = 0x480ad3ff, |
| 3831 | .flags = ADDR_TYPE_RT |
| 3832 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3833 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3834 | }; |
| 3835 | |
| 3836 | /* l4_per -> mmc3 */ |
| 3837 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mmc3 = { |
| 3838 | .master = &omap44xx_l4_per_hwmod, |
| 3839 | .slave = &omap44xx_mmc3_hwmod, |
| 3840 | .clk = "l4_div_ck", |
| 3841 | .addr = omap44xx_mmc3_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3842 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3843 | }; |
| 3844 | |
| 3845 | /* mmc3 slave ports */ |
| 3846 | static struct omap_hwmod_ocp_if *omap44xx_mmc3_slaves[] = { |
| 3847 | &omap44xx_l4_per__mmc3, |
| 3848 | }; |
| 3849 | |
| 3850 | static struct omap_hwmod omap44xx_mmc3_hwmod = { |
| 3851 | .name = "mmc3", |
| 3852 | .class = &omap44xx_mmc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3853 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3854 | .mpu_irqs = omap44xx_mmc3_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3855 | .sdma_reqs = omap44xx_mmc3_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3856 | .main_clk = "mmc3_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3857 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3858 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3859 | .clkctrl_offs = OMAP4_CM_L4PER_MMCSD3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3860 | .context_offs = OMAP4_RM_L4PER_MMCSD3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3861 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3862 | }, |
| 3863 | }, |
| 3864 | .slaves = omap44xx_mmc3_slaves, |
| 3865 | .slaves_cnt = ARRAY_SIZE(omap44xx_mmc3_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3866 | }; |
| 3867 | |
| 3868 | /* mmc4 */ |
| 3869 | static struct omap_hwmod omap44xx_mmc4_hwmod; |
| 3870 | static struct omap_hwmod_irq_info omap44xx_mmc4_irqs[] = { |
| 3871 | { .irq = 96 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3872 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3873 | }; |
| 3874 | |
| 3875 | static struct omap_hwmod_dma_info omap44xx_mmc4_sdma_reqs[] = { |
| 3876 | { .name = "tx", .dma_req = 56 + OMAP44XX_DMA_REQ_START }, |
| 3877 | { .name = "rx", .dma_req = 57 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3878 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3879 | }; |
| 3880 | |
| 3881 | static struct omap_hwmod_addr_space omap44xx_mmc4_addrs[] = { |
| 3882 | { |
| 3883 | .pa_start = 0x480d1000, |
| 3884 | .pa_end = 0x480d13ff, |
| 3885 | .flags = ADDR_TYPE_RT |
| 3886 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3887 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3888 | }; |
| 3889 | |
| 3890 | /* l4_per -> mmc4 */ |
| 3891 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mmc4 = { |
| 3892 | .master = &omap44xx_l4_per_hwmod, |
| 3893 | .slave = &omap44xx_mmc4_hwmod, |
| 3894 | .clk = "l4_div_ck", |
| 3895 | .addr = omap44xx_mmc4_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3896 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3897 | }; |
| 3898 | |
| 3899 | /* mmc4 slave ports */ |
| 3900 | static struct omap_hwmod_ocp_if *omap44xx_mmc4_slaves[] = { |
| 3901 | &omap44xx_l4_per__mmc4, |
| 3902 | }; |
| 3903 | |
| 3904 | static struct omap_hwmod omap44xx_mmc4_hwmod = { |
| 3905 | .name = "mmc4", |
| 3906 | .class = &omap44xx_mmc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3907 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3908 | .mpu_irqs = omap44xx_mmc4_irqs, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3909 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3910 | .sdma_reqs = omap44xx_mmc4_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3911 | .main_clk = "mmc4_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3912 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3913 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3914 | .clkctrl_offs = OMAP4_CM_L4PER_MMCSD4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3915 | .context_offs = OMAP4_RM_L4PER_MMCSD4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3916 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3917 | }, |
| 3918 | }, |
| 3919 | .slaves = omap44xx_mmc4_slaves, |
| 3920 | .slaves_cnt = ARRAY_SIZE(omap44xx_mmc4_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3921 | }; |
| 3922 | |
| 3923 | /* mmc5 */ |
| 3924 | static struct omap_hwmod omap44xx_mmc5_hwmod; |
| 3925 | static struct omap_hwmod_irq_info omap44xx_mmc5_irqs[] = { |
| 3926 | { .irq = 59 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3927 | { .irq = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3928 | }; |
| 3929 | |
| 3930 | static struct omap_hwmod_dma_info omap44xx_mmc5_sdma_reqs[] = { |
| 3931 | { .name = "tx", .dma_req = 58 + OMAP44XX_DMA_REQ_START }, |
| 3932 | { .name = "rx", .dma_req = 59 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 3933 | { .dma_req = -1 } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3934 | }; |
| 3935 | |
| 3936 | static struct omap_hwmod_addr_space omap44xx_mmc5_addrs[] = { |
| 3937 | { |
| 3938 | .pa_start = 0x480d5000, |
| 3939 | .pa_end = 0x480d53ff, |
| 3940 | .flags = ADDR_TYPE_RT |
| 3941 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 3942 | { } |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3943 | }; |
| 3944 | |
| 3945 | /* l4_per -> mmc5 */ |
| 3946 | static struct omap_hwmod_ocp_if omap44xx_l4_per__mmc5 = { |
| 3947 | .master = &omap44xx_l4_per_hwmod, |
| 3948 | .slave = &omap44xx_mmc5_hwmod, |
| 3949 | .clk = "l4_div_ck", |
| 3950 | .addr = omap44xx_mmc5_addrs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3951 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 3952 | }; |
| 3953 | |
| 3954 | /* mmc5 slave ports */ |
| 3955 | static struct omap_hwmod_ocp_if *omap44xx_mmc5_slaves[] = { |
| 3956 | &omap44xx_l4_per__mmc5, |
| 3957 | }; |
| 3958 | |
| 3959 | static struct omap_hwmod omap44xx_mmc5_hwmod = { |
| 3960 | .name = "mmc5", |
| 3961 | .class = &omap44xx_mmc_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 3962 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3963 | .mpu_irqs = omap44xx_mmc5_irqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3964 | .sdma_reqs = omap44xx_mmc5_sdma_reqs, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3965 | .main_clk = "mmc5_fck", |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 3966 | .prcm = { |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3967 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 3968 | .clkctrl_offs = OMAP4_CM_L4PER_MMCSD5_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3969 | .context_offs = OMAP4_RM_L4PER_MMCSD5_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 3970 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3971 | }, |
| 3972 | }, |
| 3973 | .slaves = omap44xx_mmc5_slaves, |
| 3974 | .slaves_cnt = ARRAY_SIZE(omap44xx_mmc5_slaves), |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 3975 | }; |
| 3976 | |
| 3977 | /* |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 3978 | * 'mpu' class |
| 3979 | * mpu sub-system |
| 3980 | */ |
| 3981 | |
| 3982 | static struct omap_hwmod_class omap44xx_mpu_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 3983 | .name = "mpu", |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 3984 | }; |
| 3985 | |
| 3986 | /* mpu */ |
| 3987 | static struct omap_hwmod_irq_info omap44xx_mpu_irqs[] = { |
| 3988 | { .name = "pl310", .irq = 0 + OMAP44XX_IRQ_GIC_START }, |
| 3989 | { .name = "cti0", .irq = 1 + OMAP44XX_IRQ_GIC_START }, |
| 3990 | { .name = "cti1", .irq = 2 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 3991 | { .irq = -1 } |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 3992 | }; |
| 3993 | |
| 3994 | /* mpu master ports */ |
| 3995 | static struct omap_hwmod_ocp_if *omap44xx_mpu_masters[] = { |
| 3996 | &omap44xx_mpu__l3_main_1, |
| 3997 | &omap44xx_mpu__l4_abe, |
| 3998 | &omap44xx_mpu__dmm, |
| 3999 | }; |
| 4000 | |
| 4001 | static struct omap_hwmod omap44xx_mpu_hwmod = { |
| 4002 | .name = "mpu", |
| 4003 | .class = &omap44xx_mpu_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4004 | .clkdm_name = "mpuss_clkdm", |
Benoit Cousson | 7ecc537 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 4005 | .flags = HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 4006 | .mpu_irqs = omap44xx_mpu_irqs, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 4007 | .main_clk = "dpll_mpu_m2_ck", |
| 4008 | .prcm = { |
| 4009 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4010 | .clkctrl_offs = OMAP4_CM_MPU_MPU_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4011 | .context_offs = OMAP4_RM_MPU_MPU_CONTEXT_OFFSET, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 4012 | }, |
| 4013 | }, |
| 4014 | .masters = omap44xx_mpu_masters, |
| 4015 | .masters_cnt = ARRAY_SIZE(omap44xx_mpu_masters), |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 4016 | }; |
| 4017 | |
Benoit Cousson | 92b18d1 | 2010-09-23 20:02:41 +0530 | [diff] [blame] | 4018 | /* |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4019 | * 'smartreflex' class |
| 4020 | * smartreflex module (monitor silicon performance and outputs a measure of |
| 4021 | * performance error) |
| 4022 | */ |
| 4023 | |
| 4024 | /* The IP is not compliant to type1 / type2 scheme */ |
| 4025 | static struct omap_hwmod_sysc_fields omap_hwmod_sysc_type_smartreflex = { |
| 4026 | .sidle_shift = 24, |
| 4027 | .enwkup_shift = 26, |
| 4028 | }; |
| 4029 | |
| 4030 | static struct omap_hwmod_class_sysconfig omap44xx_smartreflex_sysc = { |
| 4031 | .sysc_offs = 0x0038, |
| 4032 | .sysc_flags = (SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE), |
| 4033 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 4034 | SIDLE_SMART_WKUP), |
| 4035 | .sysc_fields = &omap_hwmod_sysc_type_smartreflex, |
| 4036 | }; |
| 4037 | |
| 4038 | static struct omap_hwmod_class omap44xx_smartreflex_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 4039 | .name = "smartreflex", |
| 4040 | .sysc = &omap44xx_smartreflex_sysc, |
| 4041 | .rev = 2, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4042 | }; |
| 4043 | |
| 4044 | /* smartreflex_core */ |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4045 | static struct omap_smartreflex_dev_attr smartreflex_core_dev_attr = { |
| 4046 | .sensor_voltdm_name = "core", |
| 4047 | }; |
| 4048 | |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4049 | static struct omap_hwmod omap44xx_smartreflex_core_hwmod; |
| 4050 | static struct omap_hwmod_irq_info omap44xx_smartreflex_core_irqs[] = { |
| 4051 | { .irq = 19 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4052 | { .irq = -1 } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4053 | }; |
| 4054 | |
| 4055 | static struct omap_hwmod_addr_space omap44xx_smartreflex_core_addrs[] = { |
| 4056 | { |
| 4057 | .pa_start = 0x4a0dd000, |
| 4058 | .pa_end = 0x4a0dd03f, |
| 4059 | .flags = ADDR_TYPE_RT |
| 4060 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4061 | { } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4062 | }; |
| 4063 | |
| 4064 | /* l4_cfg -> smartreflex_core */ |
| 4065 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__smartreflex_core = { |
| 4066 | .master = &omap44xx_l4_cfg_hwmod, |
| 4067 | .slave = &omap44xx_smartreflex_core_hwmod, |
| 4068 | .clk = "l4_div_ck", |
| 4069 | .addr = omap44xx_smartreflex_core_addrs, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4070 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4071 | }; |
| 4072 | |
| 4073 | /* smartreflex_core slave ports */ |
| 4074 | static struct omap_hwmod_ocp_if *omap44xx_smartreflex_core_slaves[] = { |
| 4075 | &omap44xx_l4_cfg__smartreflex_core, |
| 4076 | }; |
| 4077 | |
| 4078 | static struct omap_hwmod omap44xx_smartreflex_core_hwmod = { |
| 4079 | .name = "smartreflex_core", |
| 4080 | .class = &omap44xx_smartreflex_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4081 | .clkdm_name = "l4_ao_clkdm", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4082 | .mpu_irqs = omap44xx_smartreflex_core_irqs, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4083 | |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4084 | .main_clk = "smartreflex_core_fck", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4085 | .prcm = { |
| 4086 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4087 | .clkctrl_offs = OMAP4_CM_ALWON_SR_CORE_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4088 | .context_offs = OMAP4_RM_ALWON_SR_CORE_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4089 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4090 | }, |
| 4091 | }, |
| 4092 | .slaves = omap44xx_smartreflex_core_slaves, |
| 4093 | .slaves_cnt = ARRAY_SIZE(omap44xx_smartreflex_core_slaves), |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4094 | .dev_attr = &smartreflex_core_dev_attr, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4095 | }; |
| 4096 | |
| 4097 | /* smartreflex_iva */ |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4098 | static struct omap_smartreflex_dev_attr smartreflex_iva_dev_attr = { |
| 4099 | .sensor_voltdm_name = "iva", |
| 4100 | }; |
| 4101 | |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4102 | static struct omap_hwmod omap44xx_smartreflex_iva_hwmod; |
| 4103 | static struct omap_hwmod_irq_info omap44xx_smartreflex_iva_irqs[] = { |
| 4104 | { .irq = 102 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4105 | { .irq = -1 } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4106 | }; |
| 4107 | |
| 4108 | static struct omap_hwmod_addr_space omap44xx_smartreflex_iva_addrs[] = { |
| 4109 | { |
| 4110 | .pa_start = 0x4a0db000, |
| 4111 | .pa_end = 0x4a0db03f, |
| 4112 | .flags = ADDR_TYPE_RT |
| 4113 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4114 | { } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4115 | }; |
| 4116 | |
| 4117 | /* l4_cfg -> smartreflex_iva */ |
| 4118 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__smartreflex_iva = { |
| 4119 | .master = &omap44xx_l4_cfg_hwmod, |
| 4120 | .slave = &omap44xx_smartreflex_iva_hwmod, |
| 4121 | .clk = "l4_div_ck", |
| 4122 | .addr = omap44xx_smartreflex_iva_addrs, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4123 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4124 | }; |
| 4125 | |
| 4126 | /* smartreflex_iva slave ports */ |
| 4127 | static struct omap_hwmod_ocp_if *omap44xx_smartreflex_iva_slaves[] = { |
| 4128 | &omap44xx_l4_cfg__smartreflex_iva, |
| 4129 | }; |
| 4130 | |
| 4131 | static struct omap_hwmod omap44xx_smartreflex_iva_hwmod = { |
| 4132 | .name = "smartreflex_iva", |
| 4133 | .class = &omap44xx_smartreflex_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4134 | .clkdm_name = "l4_ao_clkdm", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4135 | .mpu_irqs = omap44xx_smartreflex_iva_irqs, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4136 | .main_clk = "smartreflex_iva_fck", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4137 | .prcm = { |
| 4138 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4139 | .clkctrl_offs = OMAP4_CM_ALWON_SR_IVA_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4140 | .context_offs = OMAP4_RM_ALWON_SR_IVA_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4141 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4142 | }, |
| 4143 | }, |
| 4144 | .slaves = omap44xx_smartreflex_iva_slaves, |
| 4145 | .slaves_cnt = ARRAY_SIZE(omap44xx_smartreflex_iva_slaves), |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4146 | .dev_attr = &smartreflex_iva_dev_attr, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4147 | }; |
| 4148 | |
| 4149 | /* smartreflex_mpu */ |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4150 | static struct omap_smartreflex_dev_attr smartreflex_mpu_dev_attr = { |
| 4151 | .sensor_voltdm_name = "mpu", |
| 4152 | }; |
| 4153 | |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4154 | static struct omap_hwmod omap44xx_smartreflex_mpu_hwmod; |
| 4155 | static struct omap_hwmod_irq_info omap44xx_smartreflex_mpu_irqs[] = { |
| 4156 | { .irq = 18 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4157 | { .irq = -1 } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4158 | }; |
| 4159 | |
| 4160 | static struct omap_hwmod_addr_space omap44xx_smartreflex_mpu_addrs[] = { |
| 4161 | { |
| 4162 | .pa_start = 0x4a0d9000, |
| 4163 | .pa_end = 0x4a0d903f, |
| 4164 | .flags = ADDR_TYPE_RT |
| 4165 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4166 | { } |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4167 | }; |
| 4168 | |
| 4169 | /* l4_cfg -> smartreflex_mpu */ |
| 4170 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__smartreflex_mpu = { |
| 4171 | .master = &omap44xx_l4_cfg_hwmod, |
| 4172 | .slave = &omap44xx_smartreflex_mpu_hwmod, |
| 4173 | .clk = "l4_div_ck", |
| 4174 | .addr = omap44xx_smartreflex_mpu_addrs, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4175 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4176 | }; |
| 4177 | |
| 4178 | /* smartreflex_mpu slave ports */ |
| 4179 | static struct omap_hwmod_ocp_if *omap44xx_smartreflex_mpu_slaves[] = { |
| 4180 | &omap44xx_l4_cfg__smartreflex_mpu, |
| 4181 | }; |
| 4182 | |
| 4183 | static struct omap_hwmod omap44xx_smartreflex_mpu_hwmod = { |
| 4184 | .name = "smartreflex_mpu", |
| 4185 | .class = &omap44xx_smartreflex_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4186 | .clkdm_name = "l4_ao_clkdm", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4187 | .mpu_irqs = omap44xx_smartreflex_mpu_irqs, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4188 | .main_clk = "smartreflex_mpu_fck", |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4189 | .prcm = { |
| 4190 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4191 | .clkctrl_offs = OMAP4_CM_ALWON_SR_MPU_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4192 | .context_offs = OMAP4_RM_ALWON_SR_MPU_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4193 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4194 | }, |
| 4195 | }, |
| 4196 | .slaves = omap44xx_smartreflex_mpu_slaves, |
| 4197 | .slaves_cnt = ARRAY_SIZE(omap44xx_smartreflex_mpu_slaves), |
Shweta Gulati | cea6b94 | 2012-02-29 23:33:37 +0100 | [diff] [blame] | 4198 | .dev_attr = &smartreflex_mpu_dev_attr, |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 4199 | }; |
| 4200 | |
| 4201 | /* |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4202 | * 'spinlock' class |
| 4203 | * spinlock provides hardware assistance for synchronizing the processes |
| 4204 | * running on multiple processors |
| 4205 | */ |
| 4206 | |
| 4207 | static struct omap_hwmod_class_sysconfig omap44xx_spinlock_sysc = { |
| 4208 | .rev_offs = 0x0000, |
| 4209 | .sysc_offs = 0x0010, |
| 4210 | .syss_offs = 0x0014, |
| 4211 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 4212 | SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE | |
| 4213 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
| 4214 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 4215 | SIDLE_SMART_WKUP), |
| 4216 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 4217 | }; |
| 4218 | |
| 4219 | static struct omap_hwmod_class omap44xx_spinlock_hwmod_class = { |
| 4220 | .name = "spinlock", |
| 4221 | .sysc = &omap44xx_spinlock_sysc, |
| 4222 | }; |
| 4223 | |
| 4224 | /* spinlock */ |
| 4225 | static struct omap_hwmod omap44xx_spinlock_hwmod; |
| 4226 | static struct omap_hwmod_addr_space omap44xx_spinlock_addrs[] = { |
| 4227 | { |
| 4228 | .pa_start = 0x4a0f6000, |
| 4229 | .pa_end = 0x4a0f6fff, |
| 4230 | .flags = ADDR_TYPE_RT |
| 4231 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4232 | { } |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4233 | }; |
| 4234 | |
| 4235 | /* l4_cfg -> spinlock */ |
| 4236 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__spinlock = { |
| 4237 | .master = &omap44xx_l4_cfg_hwmod, |
| 4238 | .slave = &omap44xx_spinlock_hwmod, |
| 4239 | .clk = "l4_div_ck", |
| 4240 | .addr = omap44xx_spinlock_addrs, |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4241 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4242 | }; |
| 4243 | |
| 4244 | /* spinlock slave ports */ |
| 4245 | static struct omap_hwmod_ocp_if *omap44xx_spinlock_slaves[] = { |
| 4246 | &omap44xx_l4_cfg__spinlock, |
| 4247 | }; |
| 4248 | |
| 4249 | static struct omap_hwmod omap44xx_spinlock_hwmod = { |
| 4250 | .name = "spinlock", |
| 4251 | .class = &omap44xx_spinlock_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4252 | .clkdm_name = "l4_cfg_clkdm", |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4253 | .prcm = { |
| 4254 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4255 | .clkctrl_offs = OMAP4_CM_L4CFG_HW_SEM_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4256 | .context_offs = OMAP4_RM_L4CFG_HW_SEM_CONTEXT_OFFSET, |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4257 | }, |
| 4258 | }, |
| 4259 | .slaves = omap44xx_spinlock_slaves, |
| 4260 | .slaves_cnt = ARRAY_SIZE(omap44xx_spinlock_slaves), |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 4261 | }; |
| 4262 | |
| 4263 | /* |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4264 | * 'timer' class |
| 4265 | * general purpose timer module with accurate 1ms tick |
| 4266 | * This class contains several variants: ['timer_1ms', 'timer'] |
| 4267 | */ |
| 4268 | |
| 4269 | static struct omap_hwmod_class_sysconfig omap44xx_timer_1ms_sysc = { |
| 4270 | .rev_offs = 0x0000, |
| 4271 | .sysc_offs = 0x0010, |
| 4272 | .syss_offs = 0x0014, |
| 4273 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY | |
| 4274 | SYSC_HAS_EMUFREE | SYSC_HAS_ENAWAKEUP | |
| 4275 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 4276 | SYSS_HAS_RESET_STATUS), |
| 4277 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 4278 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 4279 | }; |
| 4280 | |
| 4281 | static struct omap_hwmod_class omap44xx_timer_1ms_hwmod_class = { |
| 4282 | .name = "timer", |
| 4283 | .sysc = &omap44xx_timer_1ms_sysc, |
| 4284 | }; |
| 4285 | |
| 4286 | static struct omap_hwmod_class_sysconfig omap44xx_timer_sysc = { |
| 4287 | .rev_offs = 0x0000, |
| 4288 | .sysc_offs = 0x0010, |
| 4289 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_RESET_STATUS | |
| 4290 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET), |
| 4291 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 4292 | SIDLE_SMART_WKUP), |
| 4293 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 4294 | }; |
| 4295 | |
| 4296 | static struct omap_hwmod_class omap44xx_timer_hwmod_class = { |
| 4297 | .name = "timer", |
| 4298 | .sysc = &omap44xx_timer_sysc, |
| 4299 | }; |
| 4300 | |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4301 | /* always-on timers dev attribute */ |
| 4302 | static struct omap_timer_capability_dev_attr capability_alwon_dev_attr = { |
| 4303 | .timer_capability = OMAP_TIMER_ALWON, |
| 4304 | }; |
| 4305 | |
| 4306 | /* pwm timers dev attribute */ |
| 4307 | static struct omap_timer_capability_dev_attr capability_pwm_dev_attr = { |
| 4308 | .timer_capability = OMAP_TIMER_HAS_PWM, |
| 4309 | }; |
| 4310 | |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4311 | /* timer1 */ |
| 4312 | static struct omap_hwmod omap44xx_timer1_hwmod; |
| 4313 | static struct omap_hwmod_irq_info omap44xx_timer1_irqs[] = { |
| 4314 | { .irq = 37 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4315 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4316 | }; |
| 4317 | |
| 4318 | static struct omap_hwmod_addr_space omap44xx_timer1_addrs[] = { |
| 4319 | { |
| 4320 | .pa_start = 0x4a318000, |
| 4321 | .pa_end = 0x4a31807f, |
| 4322 | .flags = ADDR_TYPE_RT |
| 4323 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4324 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4325 | }; |
| 4326 | |
| 4327 | /* l4_wkup -> timer1 */ |
| 4328 | static struct omap_hwmod_ocp_if omap44xx_l4_wkup__timer1 = { |
| 4329 | .master = &omap44xx_l4_wkup_hwmod, |
| 4330 | .slave = &omap44xx_timer1_hwmod, |
| 4331 | .clk = "l4_wkup_clk_mux_ck", |
| 4332 | .addr = omap44xx_timer1_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4333 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4334 | }; |
| 4335 | |
| 4336 | /* timer1 slave ports */ |
| 4337 | static struct omap_hwmod_ocp_if *omap44xx_timer1_slaves[] = { |
| 4338 | &omap44xx_l4_wkup__timer1, |
| 4339 | }; |
| 4340 | |
| 4341 | static struct omap_hwmod omap44xx_timer1_hwmod = { |
| 4342 | .name = "timer1", |
| 4343 | .class = &omap44xx_timer_1ms_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4344 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4345 | .mpu_irqs = omap44xx_timer1_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4346 | .main_clk = "timer1_fck", |
| 4347 | .prcm = { |
| 4348 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4349 | .clkctrl_offs = OMAP4_CM_WKUP_TIMER1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4350 | .context_offs = OMAP4_RM_WKUP_TIMER1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4351 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4352 | }, |
| 4353 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4354 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4355 | .slaves = omap44xx_timer1_slaves, |
| 4356 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer1_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4357 | }; |
| 4358 | |
| 4359 | /* timer2 */ |
| 4360 | static struct omap_hwmod omap44xx_timer2_hwmod; |
| 4361 | static struct omap_hwmod_irq_info omap44xx_timer2_irqs[] = { |
| 4362 | { .irq = 38 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4363 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4364 | }; |
| 4365 | |
| 4366 | static struct omap_hwmod_addr_space omap44xx_timer2_addrs[] = { |
| 4367 | { |
| 4368 | .pa_start = 0x48032000, |
| 4369 | .pa_end = 0x4803207f, |
| 4370 | .flags = ADDR_TYPE_RT |
| 4371 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4372 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4373 | }; |
| 4374 | |
| 4375 | /* l4_per -> timer2 */ |
| 4376 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer2 = { |
| 4377 | .master = &omap44xx_l4_per_hwmod, |
| 4378 | .slave = &omap44xx_timer2_hwmod, |
| 4379 | .clk = "l4_div_ck", |
| 4380 | .addr = omap44xx_timer2_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4381 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4382 | }; |
| 4383 | |
| 4384 | /* timer2 slave ports */ |
| 4385 | static struct omap_hwmod_ocp_if *omap44xx_timer2_slaves[] = { |
| 4386 | &omap44xx_l4_per__timer2, |
| 4387 | }; |
| 4388 | |
| 4389 | static struct omap_hwmod omap44xx_timer2_hwmod = { |
| 4390 | .name = "timer2", |
| 4391 | .class = &omap44xx_timer_1ms_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4392 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4393 | .mpu_irqs = omap44xx_timer2_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4394 | .main_clk = "timer2_fck", |
| 4395 | .prcm = { |
| 4396 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4397 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4398 | .context_offs = OMAP4_RM_L4PER_DMTIMER2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4399 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4400 | }, |
| 4401 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4402 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4403 | .slaves = omap44xx_timer2_slaves, |
| 4404 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer2_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4405 | }; |
| 4406 | |
| 4407 | /* timer3 */ |
| 4408 | static struct omap_hwmod omap44xx_timer3_hwmod; |
| 4409 | static struct omap_hwmod_irq_info omap44xx_timer3_irqs[] = { |
| 4410 | { .irq = 39 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4411 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4412 | }; |
| 4413 | |
| 4414 | static struct omap_hwmod_addr_space omap44xx_timer3_addrs[] = { |
| 4415 | { |
| 4416 | .pa_start = 0x48034000, |
| 4417 | .pa_end = 0x4803407f, |
| 4418 | .flags = ADDR_TYPE_RT |
| 4419 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4420 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4421 | }; |
| 4422 | |
| 4423 | /* l4_per -> timer3 */ |
| 4424 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer3 = { |
| 4425 | .master = &omap44xx_l4_per_hwmod, |
| 4426 | .slave = &omap44xx_timer3_hwmod, |
| 4427 | .clk = "l4_div_ck", |
| 4428 | .addr = omap44xx_timer3_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4429 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4430 | }; |
| 4431 | |
| 4432 | /* timer3 slave ports */ |
| 4433 | static struct omap_hwmod_ocp_if *omap44xx_timer3_slaves[] = { |
| 4434 | &omap44xx_l4_per__timer3, |
| 4435 | }; |
| 4436 | |
| 4437 | static struct omap_hwmod omap44xx_timer3_hwmod = { |
| 4438 | .name = "timer3", |
| 4439 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4440 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4441 | .mpu_irqs = omap44xx_timer3_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4442 | .main_clk = "timer3_fck", |
| 4443 | .prcm = { |
| 4444 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4445 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4446 | .context_offs = OMAP4_RM_L4PER_DMTIMER3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4447 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4448 | }, |
| 4449 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4450 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4451 | .slaves = omap44xx_timer3_slaves, |
| 4452 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer3_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4453 | }; |
| 4454 | |
| 4455 | /* timer4 */ |
| 4456 | static struct omap_hwmod omap44xx_timer4_hwmod; |
| 4457 | static struct omap_hwmod_irq_info omap44xx_timer4_irqs[] = { |
| 4458 | { .irq = 40 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4459 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4460 | }; |
| 4461 | |
| 4462 | static struct omap_hwmod_addr_space omap44xx_timer4_addrs[] = { |
| 4463 | { |
| 4464 | .pa_start = 0x48036000, |
| 4465 | .pa_end = 0x4803607f, |
| 4466 | .flags = ADDR_TYPE_RT |
| 4467 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4468 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4469 | }; |
| 4470 | |
| 4471 | /* l4_per -> timer4 */ |
| 4472 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer4 = { |
| 4473 | .master = &omap44xx_l4_per_hwmod, |
| 4474 | .slave = &omap44xx_timer4_hwmod, |
| 4475 | .clk = "l4_div_ck", |
| 4476 | .addr = omap44xx_timer4_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4477 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4478 | }; |
| 4479 | |
| 4480 | /* timer4 slave ports */ |
| 4481 | static struct omap_hwmod_ocp_if *omap44xx_timer4_slaves[] = { |
| 4482 | &omap44xx_l4_per__timer4, |
| 4483 | }; |
| 4484 | |
| 4485 | static struct omap_hwmod omap44xx_timer4_hwmod = { |
| 4486 | .name = "timer4", |
| 4487 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4488 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4489 | .mpu_irqs = omap44xx_timer4_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4490 | .main_clk = "timer4_fck", |
| 4491 | .prcm = { |
| 4492 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4493 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4494 | .context_offs = OMAP4_RM_L4PER_DMTIMER4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4495 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4496 | }, |
| 4497 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4498 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4499 | .slaves = omap44xx_timer4_slaves, |
| 4500 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer4_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4501 | }; |
| 4502 | |
| 4503 | /* timer5 */ |
| 4504 | static struct omap_hwmod omap44xx_timer5_hwmod; |
| 4505 | static struct omap_hwmod_irq_info omap44xx_timer5_irqs[] = { |
| 4506 | { .irq = 41 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4507 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4508 | }; |
| 4509 | |
| 4510 | static struct omap_hwmod_addr_space omap44xx_timer5_addrs[] = { |
| 4511 | { |
| 4512 | .pa_start = 0x40138000, |
| 4513 | .pa_end = 0x4013807f, |
| 4514 | .flags = ADDR_TYPE_RT |
| 4515 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4516 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4517 | }; |
| 4518 | |
| 4519 | /* l4_abe -> timer5 */ |
| 4520 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer5 = { |
| 4521 | .master = &omap44xx_l4_abe_hwmod, |
| 4522 | .slave = &omap44xx_timer5_hwmod, |
| 4523 | .clk = "ocp_abe_iclk", |
| 4524 | .addr = omap44xx_timer5_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4525 | .user = OCP_USER_MPU, |
| 4526 | }; |
| 4527 | |
| 4528 | static struct omap_hwmod_addr_space omap44xx_timer5_dma_addrs[] = { |
| 4529 | { |
| 4530 | .pa_start = 0x49038000, |
| 4531 | .pa_end = 0x4903807f, |
| 4532 | .flags = ADDR_TYPE_RT |
| 4533 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4534 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4535 | }; |
| 4536 | |
| 4537 | /* l4_abe -> timer5 (dma) */ |
| 4538 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer5_dma = { |
| 4539 | .master = &omap44xx_l4_abe_hwmod, |
| 4540 | .slave = &omap44xx_timer5_hwmod, |
| 4541 | .clk = "ocp_abe_iclk", |
| 4542 | .addr = omap44xx_timer5_dma_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4543 | .user = OCP_USER_SDMA, |
| 4544 | }; |
| 4545 | |
| 4546 | /* timer5 slave ports */ |
| 4547 | static struct omap_hwmod_ocp_if *omap44xx_timer5_slaves[] = { |
| 4548 | &omap44xx_l4_abe__timer5, |
| 4549 | &omap44xx_l4_abe__timer5_dma, |
| 4550 | }; |
| 4551 | |
| 4552 | static struct omap_hwmod omap44xx_timer5_hwmod = { |
| 4553 | .name = "timer5", |
| 4554 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4555 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4556 | .mpu_irqs = omap44xx_timer5_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4557 | .main_clk = "timer5_fck", |
| 4558 | .prcm = { |
| 4559 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4560 | .clkctrl_offs = OMAP4_CM1_ABE_TIMER5_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4561 | .context_offs = OMAP4_RM_ABE_TIMER5_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4562 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4563 | }, |
| 4564 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4565 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4566 | .slaves = omap44xx_timer5_slaves, |
| 4567 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer5_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4568 | }; |
| 4569 | |
| 4570 | /* timer6 */ |
| 4571 | static struct omap_hwmod omap44xx_timer6_hwmod; |
| 4572 | static struct omap_hwmod_irq_info omap44xx_timer6_irqs[] = { |
| 4573 | { .irq = 42 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4574 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4575 | }; |
| 4576 | |
| 4577 | static struct omap_hwmod_addr_space omap44xx_timer6_addrs[] = { |
| 4578 | { |
| 4579 | .pa_start = 0x4013a000, |
| 4580 | .pa_end = 0x4013a07f, |
| 4581 | .flags = ADDR_TYPE_RT |
| 4582 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4583 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4584 | }; |
| 4585 | |
| 4586 | /* l4_abe -> timer6 */ |
| 4587 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer6 = { |
| 4588 | .master = &omap44xx_l4_abe_hwmod, |
| 4589 | .slave = &omap44xx_timer6_hwmod, |
| 4590 | .clk = "ocp_abe_iclk", |
| 4591 | .addr = omap44xx_timer6_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4592 | .user = OCP_USER_MPU, |
| 4593 | }; |
| 4594 | |
| 4595 | static struct omap_hwmod_addr_space omap44xx_timer6_dma_addrs[] = { |
| 4596 | { |
| 4597 | .pa_start = 0x4903a000, |
| 4598 | .pa_end = 0x4903a07f, |
| 4599 | .flags = ADDR_TYPE_RT |
| 4600 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4601 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4602 | }; |
| 4603 | |
| 4604 | /* l4_abe -> timer6 (dma) */ |
| 4605 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer6_dma = { |
| 4606 | .master = &omap44xx_l4_abe_hwmod, |
| 4607 | .slave = &omap44xx_timer6_hwmod, |
| 4608 | .clk = "ocp_abe_iclk", |
| 4609 | .addr = omap44xx_timer6_dma_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4610 | .user = OCP_USER_SDMA, |
| 4611 | }; |
| 4612 | |
| 4613 | /* timer6 slave ports */ |
| 4614 | static struct omap_hwmod_ocp_if *omap44xx_timer6_slaves[] = { |
| 4615 | &omap44xx_l4_abe__timer6, |
| 4616 | &omap44xx_l4_abe__timer6_dma, |
| 4617 | }; |
| 4618 | |
| 4619 | static struct omap_hwmod omap44xx_timer6_hwmod = { |
| 4620 | .name = "timer6", |
| 4621 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4622 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4623 | .mpu_irqs = omap44xx_timer6_irqs, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4624 | |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4625 | .main_clk = "timer6_fck", |
| 4626 | .prcm = { |
| 4627 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4628 | .clkctrl_offs = OMAP4_CM1_ABE_TIMER6_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4629 | .context_offs = OMAP4_RM_ABE_TIMER6_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4630 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4631 | }, |
| 4632 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4633 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4634 | .slaves = omap44xx_timer6_slaves, |
| 4635 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer6_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4636 | }; |
| 4637 | |
| 4638 | /* timer7 */ |
| 4639 | static struct omap_hwmod omap44xx_timer7_hwmod; |
| 4640 | static struct omap_hwmod_irq_info omap44xx_timer7_irqs[] = { |
| 4641 | { .irq = 43 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4642 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4643 | }; |
| 4644 | |
| 4645 | static struct omap_hwmod_addr_space omap44xx_timer7_addrs[] = { |
| 4646 | { |
| 4647 | .pa_start = 0x4013c000, |
| 4648 | .pa_end = 0x4013c07f, |
| 4649 | .flags = ADDR_TYPE_RT |
| 4650 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4651 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4652 | }; |
| 4653 | |
| 4654 | /* l4_abe -> timer7 */ |
| 4655 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer7 = { |
| 4656 | .master = &omap44xx_l4_abe_hwmod, |
| 4657 | .slave = &omap44xx_timer7_hwmod, |
| 4658 | .clk = "ocp_abe_iclk", |
| 4659 | .addr = omap44xx_timer7_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4660 | .user = OCP_USER_MPU, |
| 4661 | }; |
| 4662 | |
| 4663 | static struct omap_hwmod_addr_space omap44xx_timer7_dma_addrs[] = { |
| 4664 | { |
| 4665 | .pa_start = 0x4903c000, |
| 4666 | .pa_end = 0x4903c07f, |
| 4667 | .flags = ADDR_TYPE_RT |
| 4668 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4669 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4670 | }; |
| 4671 | |
| 4672 | /* l4_abe -> timer7 (dma) */ |
| 4673 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer7_dma = { |
| 4674 | .master = &omap44xx_l4_abe_hwmod, |
| 4675 | .slave = &omap44xx_timer7_hwmod, |
| 4676 | .clk = "ocp_abe_iclk", |
| 4677 | .addr = omap44xx_timer7_dma_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4678 | .user = OCP_USER_SDMA, |
| 4679 | }; |
| 4680 | |
| 4681 | /* timer7 slave ports */ |
| 4682 | static struct omap_hwmod_ocp_if *omap44xx_timer7_slaves[] = { |
| 4683 | &omap44xx_l4_abe__timer7, |
| 4684 | &omap44xx_l4_abe__timer7_dma, |
| 4685 | }; |
| 4686 | |
| 4687 | static struct omap_hwmod omap44xx_timer7_hwmod = { |
| 4688 | .name = "timer7", |
| 4689 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4690 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4691 | .mpu_irqs = omap44xx_timer7_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4692 | .main_clk = "timer7_fck", |
| 4693 | .prcm = { |
| 4694 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4695 | .clkctrl_offs = OMAP4_CM1_ABE_TIMER7_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4696 | .context_offs = OMAP4_RM_ABE_TIMER7_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4697 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4698 | }, |
| 4699 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4700 | .dev_attr = &capability_alwon_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4701 | .slaves = omap44xx_timer7_slaves, |
| 4702 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer7_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4703 | }; |
| 4704 | |
| 4705 | /* timer8 */ |
| 4706 | static struct omap_hwmod omap44xx_timer8_hwmod; |
| 4707 | static struct omap_hwmod_irq_info omap44xx_timer8_irqs[] = { |
| 4708 | { .irq = 44 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4709 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4710 | }; |
| 4711 | |
| 4712 | static struct omap_hwmod_addr_space omap44xx_timer8_addrs[] = { |
| 4713 | { |
| 4714 | .pa_start = 0x4013e000, |
| 4715 | .pa_end = 0x4013e07f, |
| 4716 | .flags = ADDR_TYPE_RT |
| 4717 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4718 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4719 | }; |
| 4720 | |
| 4721 | /* l4_abe -> timer8 */ |
| 4722 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer8 = { |
| 4723 | .master = &omap44xx_l4_abe_hwmod, |
| 4724 | .slave = &omap44xx_timer8_hwmod, |
| 4725 | .clk = "ocp_abe_iclk", |
| 4726 | .addr = omap44xx_timer8_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4727 | .user = OCP_USER_MPU, |
| 4728 | }; |
| 4729 | |
| 4730 | static struct omap_hwmod_addr_space omap44xx_timer8_dma_addrs[] = { |
| 4731 | { |
| 4732 | .pa_start = 0x4903e000, |
| 4733 | .pa_end = 0x4903e07f, |
| 4734 | .flags = ADDR_TYPE_RT |
| 4735 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4736 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4737 | }; |
| 4738 | |
| 4739 | /* l4_abe -> timer8 (dma) */ |
| 4740 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer8_dma = { |
| 4741 | .master = &omap44xx_l4_abe_hwmod, |
| 4742 | .slave = &omap44xx_timer8_hwmod, |
| 4743 | .clk = "ocp_abe_iclk", |
| 4744 | .addr = omap44xx_timer8_dma_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4745 | .user = OCP_USER_SDMA, |
| 4746 | }; |
| 4747 | |
| 4748 | /* timer8 slave ports */ |
| 4749 | static struct omap_hwmod_ocp_if *omap44xx_timer8_slaves[] = { |
| 4750 | &omap44xx_l4_abe__timer8, |
| 4751 | &omap44xx_l4_abe__timer8_dma, |
| 4752 | }; |
| 4753 | |
| 4754 | static struct omap_hwmod omap44xx_timer8_hwmod = { |
| 4755 | .name = "timer8", |
| 4756 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4757 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4758 | .mpu_irqs = omap44xx_timer8_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4759 | .main_clk = "timer8_fck", |
| 4760 | .prcm = { |
| 4761 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4762 | .clkctrl_offs = OMAP4_CM1_ABE_TIMER8_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4763 | .context_offs = OMAP4_RM_ABE_TIMER8_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4764 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4765 | }, |
| 4766 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4767 | .dev_attr = &capability_pwm_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4768 | .slaves = omap44xx_timer8_slaves, |
| 4769 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer8_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4770 | }; |
| 4771 | |
| 4772 | /* timer9 */ |
| 4773 | static struct omap_hwmod omap44xx_timer9_hwmod; |
| 4774 | static struct omap_hwmod_irq_info omap44xx_timer9_irqs[] = { |
| 4775 | { .irq = 45 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4776 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4777 | }; |
| 4778 | |
| 4779 | static struct omap_hwmod_addr_space omap44xx_timer9_addrs[] = { |
| 4780 | { |
| 4781 | .pa_start = 0x4803e000, |
| 4782 | .pa_end = 0x4803e07f, |
| 4783 | .flags = ADDR_TYPE_RT |
| 4784 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4785 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4786 | }; |
| 4787 | |
| 4788 | /* l4_per -> timer9 */ |
| 4789 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer9 = { |
| 4790 | .master = &omap44xx_l4_per_hwmod, |
| 4791 | .slave = &omap44xx_timer9_hwmod, |
| 4792 | .clk = "l4_div_ck", |
| 4793 | .addr = omap44xx_timer9_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4794 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4795 | }; |
| 4796 | |
| 4797 | /* timer9 slave ports */ |
| 4798 | static struct omap_hwmod_ocp_if *omap44xx_timer9_slaves[] = { |
| 4799 | &omap44xx_l4_per__timer9, |
| 4800 | }; |
| 4801 | |
| 4802 | static struct omap_hwmod omap44xx_timer9_hwmod = { |
| 4803 | .name = "timer9", |
| 4804 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4805 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4806 | .mpu_irqs = omap44xx_timer9_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4807 | .main_clk = "timer9_fck", |
| 4808 | .prcm = { |
| 4809 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4810 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER9_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4811 | .context_offs = OMAP4_RM_L4PER_DMTIMER9_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4812 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4813 | }, |
| 4814 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4815 | .dev_attr = &capability_pwm_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4816 | .slaves = omap44xx_timer9_slaves, |
| 4817 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer9_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4818 | }; |
| 4819 | |
| 4820 | /* timer10 */ |
| 4821 | static struct omap_hwmod omap44xx_timer10_hwmod; |
| 4822 | static struct omap_hwmod_irq_info omap44xx_timer10_irqs[] = { |
| 4823 | { .irq = 46 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4824 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4825 | }; |
| 4826 | |
| 4827 | static struct omap_hwmod_addr_space omap44xx_timer10_addrs[] = { |
| 4828 | { |
| 4829 | .pa_start = 0x48086000, |
| 4830 | .pa_end = 0x4808607f, |
| 4831 | .flags = ADDR_TYPE_RT |
| 4832 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4833 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4834 | }; |
| 4835 | |
| 4836 | /* l4_per -> timer10 */ |
| 4837 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer10 = { |
| 4838 | .master = &omap44xx_l4_per_hwmod, |
| 4839 | .slave = &omap44xx_timer10_hwmod, |
| 4840 | .clk = "l4_div_ck", |
| 4841 | .addr = omap44xx_timer10_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4842 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4843 | }; |
| 4844 | |
| 4845 | /* timer10 slave ports */ |
| 4846 | static struct omap_hwmod_ocp_if *omap44xx_timer10_slaves[] = { |
| 4847 | &omap44xx_l4_per__timer10, |
| 4848 | }; |
| 4849 | |
| 4850 | static struct omap_hwmod omap44xx_timer10_hwmod = { |
| 4851 | .name = "timer10", |
| 4852 | .class = &omap44xx_timer_1ms_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4853 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4854 | .mpu_irqs = omap44xx_timer10_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4855 | .main_clk = "timer10_fck", |
| 4856 | .prcm = { |
| 4857 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4858 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER10_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4859 | .context_offs = OMAP4_RM_L4PER_DMTIMER10_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4860 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4861 | }, |
| 4862 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4863 | .dev_attr = &capability_pwm_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4864 | .slaves = omap44xx_timer10_slaves, |
| 4865 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer10_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4866 | }; |
| 4867 | |
| 4868 | /* timer11 */ |
| 4869 | static struct omap_hwmod omap44xx_timer11_hwmod; |
| 4870 | static struct omap_hwmod_irq_info omap44xx_timer11_irqs[] = { |
| 4871 | { .irq = 47 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4872 | { .irq = -1 } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4873 | }; |
| 4874 | |
| 4875 | static struct omap_hwmod_addr_space omap44xx_timer11_addrs[] = { |
| 4876 | { |
| 4877 | .pa_start = 0x48088000, |
| 4878 | .pa_end = 0x4808807f, |
| 4879 | .flags = ADDR_TYPE_RT |
| 4880 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4881 | { } |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4882 | }; |
| 4883 | |
| 4884 | /* l4_per -> timer11 */ |
| 4885 | static struct omap_hwmod_ocp_if omap44xx_l4_per__timer11 = { |
| 4886 | .master = &omap44xx_l4_per_hwmod, |
| 4887 | .slave = &omap44xx_timer11_hwmod, |
| 4888 | .clk = "l4_div_ck", |
| 4889 | .addr = omap44xx_timer11_addrs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4890 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4891 | }; |
| 4892 | |
| 4893 | /* timer11 slave ports */ |
| 4894 | static struct omap_hwmod_ocp_if *omap44xx_timer11_slaves[] = { |
| 4895 | &omap44xx_l4_per__timer11, |
| 4896 | }; |
| 4897 | |
| 4898 | static struct omap_hwmod omap44xx_timer11_hwmod = { |
| 4899 | .name = "timer11", |
| 4900 | .class = &omap44xx_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4901 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4902 | .mpu_irqs = omap44xx_timer11_irqs, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4903 | .main_clk = "timer11_fck", |
| 4904 | .prcm = { |
| 4905 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4906 | .clkctrl_offs = OMAP4_CM_L4PER_DMTIMER11_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4907 | .context_offs = OMAP4_RM_L4PER_DMTIMER11_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4908 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4909 | }, |
| 4910 | }, |
Tarun Kanti DebBarma | c345c8b | 2011-09-20 17:00:18 +0530 | [diff] [blame] | 4911 | .dev_attr = &capability_pwm_dev_attr, |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4912 | .slaves = omap44xx_timer11_slaves, |
| 4913 | .slaves_cnt = ARRAY_SIZE(omap44xx_timer11_slaves), |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 4914 | }; |
| 4915 | |
| 4916 | /* |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4917 | * 'uart' class |
| 4918 | * universal asynchronous receiver/transmitter (uart) |
| 4919 | */ |
| 4920 | |
| 4921 | static struct omap_hwmod_class_sysconfig omap44xx_uart_sysc = { |
| 4922 | .rev_offs = 0x0050, |
| 4923 | .sysc_offs = 0x0054, |
| 4924 | .syss_offs = 0x0058, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 4925 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_ENAWAKEUP | |
Benoit Cousson | 0cfe875 | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 4926 | SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET | |
| 4927 | SYSS_HAS_RESET_STATUS), |
Benoit Cousson | 7cffa6b | 2010-12-21 21:31:28 -0700 | [diff] [blame] | 4928 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 4929 | SIDLE_SMART_WKUP), |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4930 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 4931 | }; |
| 4932 | |
| 4933 | static struct omap_hwmod_class omap44xx_uart_hwmod_class = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 4934 | .name = "uart", |
| 4935 | .sysc = &omap44xx_uart_sysc, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4936 | }; |
| 4937 | |
| 4938 | /* uart1 */ |
| 4939 | static struct omap_hwmod omap44xx_uart1_hwmod; |
| 4940 | static struct omap_hwmod_irq_info omap44xx_uart1_irqs[] = { |
| 4941 | { .irq = 72 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4942 | { .irq = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4943 | }; |
| 4944 | |
| 4945 | static struct omap_hwmod_dma_info omap44xx_uart1_sdma_reqs[] = { |
| 4946 | { .name = "tx", .dma_req = 48 + OMAP44XX_DMA_REQ_START }, |
| 4947 | { .name = "rx", .dma_req = 49 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 4948 | { .dma_req = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4949 | }; |
| 4950 | |
| 4951 | static struct omap_hwmod_addr_space omap44xx_uart1_addrs[] = { |
| 4952 | { |
| 4953 | .pa_start = 0x4806a000, |
| 4954 | .pa_end = 0x4806a0ff, |
| 4955 | .flags = ADDR_TYPE_RT |
| 4956 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 4957 | { } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4958 | }; |
| 4959 | |
| 4960 | /* l4_per -> uart1 */ |
| 4961 | static struct omap_hwmod_ocp_if omap44xx_l4_per__uart1 = { |
| 4962 | .master = &omap44xx_l4_per_hwmod, |
| 4963 | .slave = &omap44xx_uart1_hwmod, |
| 4964 | .clk = "l4_div_ck", |
| 4965 | .addr = omap44xx_uart1_addrs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4966 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 4967 | }; |
| 4968 | |
| 4969 | /* uart1 slave ports */ |
| 4970 | static struct omap_hwmod_ocp_if *omap44xx_uart1_slaves[] = { |
| 4971 | &omap44xx_l4_per__uart1, |
| 4972 | }; |
| 4973 | |
| 4974 | static struct omap_hwmod omap44xx_uart1_hwmod = { |
| 4975 | .name = "uart1", |
| 4976 | .class = &omap44xx_uart_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 4977 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4978 | .mpu_irqs = omap44xx_uart1_irqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4979 | .sdma_reqs = omap44xx_uart1_sdma_reqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4980 | .main_clk = "uart1_fck", |
| 4981 | .prcm = { |
| 4982 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 4983 | .clkctrl_offs = OMAP4_CM_L4PER_UART1_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4984 | .context_offs = OMAP4_RM_L4PER_UART1_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 4985 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4986 | }, |
| 4987 | }, |
| 4988 | .slaves = omap44xx_uart1_slaves, |
| 4989 | .slaves_cnt = ARRAY_SIZE(omap44xx_uart1_slaves), |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4990 | }; |
| 4991 | |
| 4992 | /* uart2 */ |
| 4993 | static struct omap_hwmod omap44xx_uart2_hwmod; |
| 4994 | static struct omap_hwmod_irq_info omap44xx_uart2_irqs[] = { |
| 4995 | { .irq = 73 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 4996 | { .irq = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 4997 | }; |
| 4998 | |
| 4999 | static struct omap_hwmod_dma_info omap44xx_uart2_sdma_reqs[] = { |
| 5000 | { .name = "tx", .dma_req = 50 + OMAP44XX_DMA_REQ_START }, |
| 5001 | { .name = "rx", .dma_req = 51 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 5002 | { .dma_req = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5003 | }; |
| 5004 | |
| 5005 | static struct omap_hwmod_addr_space omap44xx_uart2_addrs[] = { |
| 5006 | { |
| 5007 | .pa_start = 0x4806c000, |
| 5008 | .pa_end = 0x4806c0ff, |
| 5009 | .flags = ADDR_TYPE_RT |
| 5010 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5011 | { } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5012 | }; |
| 5013 | |
| 5014 | /* l4_per -> uart2 */ |
| 5015 | static struct omap_hwmod_ocp_if omap44xx_l4_per__uart2 = { |
| 5016 | .master = &omap44xx_l4_per_hwmod, |
| 5017 | .slave = &omap44xx_uart2_hwmod, |
| 5018 | .clk = "l4_div_ck", |
| 5019 | .addr = omap44xx_uart2_addrs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5020 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5021 | }; |
| 5022 | |
| 5023 | /* uart2 slave ports */ |
| 5024 | static struct omap_hwmod_ocp_if *omap44xx_uart2_slaves[] = { |
| 5025 | &omap44xx_l4_per__uart2, |
| 5026 | }; |
| 5027 | |
| 5028 | static struct omap_hwmod omap44xx_uart2_hwmod = { |
| 5029 | .name = "uart2", |
| 5030 | .class = &omap44xx_uart_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5031 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5032 | .mpu_irqs = omap44xx_uart2_irqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5033 | .sdma_reqs = omap44xx_uart2_sdma_reqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5034 | .main_clk = "uart2_fck", |
| 5035 | .prcm = { |
| 5036 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5037 | .clkctrl_offs = OMAP4_CM_L4PER_UART2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5038 | .context_offs = OMAP4_RM_L4PER_UART2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5039 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5040 | }, |
| 5041 | }, |
| 5042 | .slaves = omap44xx_uart2_slaves, |
| 5043 | .slaves_cnt = ARRAY_SIZE(omap44xx_uart2_slaves), |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5044 | }; |
| 5045 | |
| 5046 | /* uart3 */ |
| 5047 | static struct omap_hwmod omap44xx_uart3_hwmod; |
| 5048 | static struct omap_hwmod_irq_info omap44xx_uart3_irqs[] = { |
| 5049 | { .irq = 74 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 5050 | { .irq = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5051 | }; |
| 5052 | |
| 5053 | static struct omap_hwmod_dma_info omap44xx_uart3_sdma_reqs[] = { |
| 5054 | { .name = "tx", .dma_req = 52 + OMAP44XX_DMA_REQ_START }, |
| 5055 | { .name = "rx", .dma_req = 53 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 5056 | { .dma_req = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5057 | }; |
| 5058 | |
| 5059 | static struct omap_hwmod_addr_space omap44xx_uart3_addrs[] = { |
| 5060 | { |
| 5061 | .pa_start = 0x48020000, |
| 5062 | .pa_end = 0x480200ff, |
| 5063 | .flags = ADDR_TYPE_RT |
| 5064 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5065 | { } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5066 | }; |
| 5067 | |
| 5068 | /* l4_per -> uart3 */ |
| 5069 | static struct omap_hwmod_ocp_if omap44xx_l4_per__uart3 = { |
| 5070 | .master = &omap44xx_l4_per_hwmod, |
| 5071 | .slave = &omap44xx_uart3_hwmod, |
| 5072 | .clk = "l4_div_ck", |
| 5073 | .addr = omap44xx_uart3_addrs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5074 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5075 | }; |
| 5076 | |
| 5077 | /* uart3 slave ports */ |
| 5078 | static struct omap_hwmod_ocp_if *omap44xx_uart3_slaves[] = { |
| 5079 | &omap44xx_l4_per__uart3, |
| 5080 | }; |
| 5081 | |
| 5082 | static struct omap_hwmod omap44xx_uart3_hwmod = { |
| 5083 | .name = "uart3", |
| 5084 | .class = &omap44xx_uart_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5085 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | 7ecc537 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 5086 | .flags = HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5087 | .mpu_irqs = omap44xx_uart3_irqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5088 | .sdma_reqs = omap44xx_uart3_sdma_reqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5089 | .main_clk = "uart3_fck", |
| 5090 | .prcm = { |
| 5091 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5092 | .clkctrl_offs = OMAP4_CM_L4PER_UART3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5093 | .context_offs = OMAP4_RM_L4PER_UART3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5094 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5095 | }, |
| 5096 | }, |
| 5097 | .slaves = omap44xx_uart3_slaves, |
| 5098 | .slaves_cnt = ARRAY_SIZE(omap44xx_uart3_slaves), |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5099 | }; |
| 5100 | |
| 5101 | /* uart4 */ |
| 5102 | static struct omap_hwmod omap44xx_uart4_hwmod; |
| 5103 | static struct omap_hwmod_irq_info omap44xx_uart4_irqs[] = { |
| 5104 | { .irq = 70 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 5105 | { .irq = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5106 | }; |
| 5107 | |
| 5108 | static struct omap_hwmod_dma_info omap44xx_uart4_sdma_reqs[] = { |
| 5109 | { .name = "tx", .dma_req = 54 + OMAP44XX_DMA_REQ_START }, |
| 5110 | { .name = "rx", .dma_req = 55 + OMAP44XX_DMA_REQ_START }, |
Paul Walmsley | bc61495 | 2011-07-09 19:14:07 -0600 | [diff] [blame] | 5111 | { .dma_req = -1 } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5112 | }; |
| 5113 | |
| 5114 | static struct omap_hwmod_addr_space omap44xx_uart4_addrs[] = { |
| 5115 | { |
| 5116 | .pa_start = 0x4806e000, |
| 5117 | .pa_end = 0x4806e0ff, |
| 5118 | .flags = ADDR_TYPE_RT |
| 5119 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5120 | { } |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5121 | }; |
| 5122 | |
| 5123 | /* l4_per -> uart4 */ |
| 5124 | static struct omap_hwmod_ocp_if omap44xx_l4_per__uart4 = { |
| 5125 | .master = &omap44xx_l4_per_hwmod, |
| 5126 | .slave = &omap44xx_uart4_hwmod, |
| 5127 | .clk = "l4_div_ck", |
| 5128 | .addr = omap44xx_uart4_addrs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5129 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5130 | }; |
| 5131 | |
| 5132 | /* uart4 slave ports */ |
| 5133 | static struct omap_hwmod_ocp_if *omap44xx_uart4_slaves[] = { |
| 5134 | &omap44xx_l4_per__uart4, |
| 5135 | }; |
| 5136 | |
| 5137 | static struct omap_hwmod omap44xx_uart4_hwmod = { |
| 5138 | .name = "uart4", |
| 5139 | .class = &omap44xx_uart_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5140 | .clkdm_name = "l4_per_clkdm", |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5141 | .mpu_irqs = omap44xx_uart4_irqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5142 | .sdma_reqs = omap44xx_uart4_sdma_reqs, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5143 | .main_clk = "uart4_fck", |
| 5144 | .prcm = { |
| 5145 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5146 | .clkctrl_offs = OMAP4_CM_L4PER_UART4_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5147 | .context_offs = OMAP4_RM_L4PER_UART4_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5148 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5149 | }, |
| 5150 | }, |
| 5151 | .slaves = omap44xx_uart4_slaves, |
| 5152 | .slaves_cnt = ARRAY_SIZE(omap44xx_uart4_slaves), |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5153 | }; |
| 5154 | |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5155 | /* |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5156 | * 'usb_otg_hs' class |
| 5157 | * high-speed on-the-go universal serial bus (usb_otg_hs) controller |
| 5158 | */ |
| 5159 | |
| 5160 | static struct omap_hwmod_class_sysconfig omap44xx_usb_otg_hs_sysc = { |
| 5161 | .rev_offs = 0x0400, |
| 5162 | .sysc_offs = 0x0404, |
| 5163 | .syss_offs = 0x0408, |
| 5164 | .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_ENAWAKEUP | |
| 5165 | SYSC_HAS_MIDLEMODE | SYSC_HAS_SIDLEMODE | |
| 5166 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
| 5167 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 5168 | SIDLE_SMART_WKUP | MSTANDBY_FORCE | MSTANDBY_NO | |
| 5169 | MSTANDBY_SMART), |
| 5170 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 5171 | }; |
| 5172 | |
| 5173 | static struct omap_hwmod_class omap44xx_usb_otg_hs_hwmod_class = { |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 5174 | .name = "usb_otg_hs", |
| 5175 | .sysc = &omap44xx_usb_otg_hs_sysc, |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5176 | }; |
| 5177 | |
| 5178 | /* usb_otg_hs */ |
| 5179 | static struct omap_hwmod_irq_info omap44xx_usb_otg_hs_irqs[] = { |
| 5180 | { .name = "mc", .irq = 92 + OMAP44XX_IRQ_GIC_START }, |
| 5181 | { .name = "dma", .irq = 93 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 5182 | { .irq = -1 } |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5183 | }; |
| 5184 | |
| 5185 | /* usb_otg_hs master ports */ |
| 5186 | static struct omap_hwmod_ocp_if *omap44xx_usb_otg_hs_masters[] = { |
| 5187 | &omap44xx_usb_otg_hs__l3_main_2, |
| 5188 | }; |
| 5189 | |
| 5190 | static struct omap_hwmod_addr_space omap44xx_usb_otg_hs_addrs[] = { |
| 5191 | { |
| 5192 | .pa_start = 0x4a0ab000, |
| 5193 | .pa_end = 0x4a0ab003, |
| 5194 | .flags = ADDR_TYPE_RT |
| 5195 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5196 | { } |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5197 | }; |
| 5198 | |
| 5199 | /* l4_cfg -> usb_otg_hs */ |
| 5200 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__usb_otg_hs = { |
| 5201 | .master = &omap44xx_l4_cfg_hwmod, |
| 5202 | .slave = &omap44xx_usb_otg_hs_hwmod, |
| 5203 | .clk = "l4_div_ck", |
| 5204 | .addr = omap44xx_usb_otg_hs_addrs, |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5205 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5206 | }; |
| 5207 | |
| 5208 | /* usb_otg_hs slave ports */ |
| 5209 | static struct omap_hwmod_ocp_if *omap44xx_usb_otg_hs_slaves[] = { |
| 5210 | &omap44xx_l4_cfg__usb_otg_hs, |
| 5211 | }; |
| 5212 | |
| 5213 | static struct omap_hwmod_opt_clk usb_otg_hs_opt_clks[] = { |
| 5214 | { .role = "xclk", .clk = "usb_otg_hs_xclk" }, |
| 5215 | }; |
| 5216 | |
| 5217 | static struct omap_hwmod omap44xx_usb_otg_hs_hwmod = { |
| 5218 | .name = "usb_otg_hs", |
| 5219 | .class = &omap44xx_usb_otg_hs_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5220 | .clkdm_name = "l3_init_clkdm", |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5221 | .flags = HWMOD_SWSUP_SIDLE | HWMOD_SWSUP_MSTANDBY, |
| 5222 | .mpu_irqs = omap44xx_usb_otg_hs_irqs, |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5223 | .main_clk = "usb_otg_hs_ick", |
| 5224 | .prcm = { |
| 5225 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5226 | .clkctrl_offs = OMAP4_CM_L3INIT_USB_OTG_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5227 | .context_offs = OMAP4_RM_L3INIT_USB_OTG_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5228 | .modulemode = MODULEMODE_HWCTRL, |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5229 | }, |
| 5230 | }, |
| 5231 | .opt_clks = usb_otg_hs_opt_clks, |
Benoit Cousson | 00fe610 | 2011-07-09 19:14:28 -0600 | [diff] [blame] | 5232 | .opt_clks_cnt = ARRAY_SIZE(usb_otg_hs_opt_clks), |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5233 | .slaves = omap44xx_usb_otg_hs_slaves, |
| 5234 | .slaves_cnt = ARRAY_SIZE(omap44xx_usb_otg_hs_slaves), |
| 5235 | .masters = omap44xx_usb_otg_hs_masters, |
| 5236 | .masters_cnt = ARRAY_SIZE(omap44xx_usb_otg_hs_masters), |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5237 | }; |
| 5238 | |
| 5239 | /* |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5240 | * 'wd_timer' class |
| 5241 | * 32-bit watchdog upward counter that generates a pulse on the reset pin on |
| 5242 | * overflow condition |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5243 | */ |
| 5244 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5245 | static struct omap_hwmod_class_sysconfig omap44xx_wd_timer_sysc = { |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5246 | .rev_offs = 0x0000, |
| 5247 | .sysc_offs = 0x0010, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5248 | .syss_offs = 0x0014, |
| 5249 | .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_SIDLEMODE | |
Benoit Cousson | 0cfe875 | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5250 | SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS), |
Benoit Cousson | 7cffa6b | 2010-12-21 21:31:28 -0700 | [diff] [blame] | 5251 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 5252 | SIDLE_SMART_WKUP), |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5253 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 5254 | }; |
| 5255 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5256 | static struct omap_hwmod_class omap44xx_wd_timer_hwmod_class = { |
| 5257 | .name = "wd_timer", |
| 5258 | .sysc = &omap44xx_wd_timer_sysc, |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 5259 | .pre_shutdown = &omap2_wd_timer_disable, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5260 | }; |
| 5261 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5262 | /* wd_timer2 */ |
| 5263 | static struct omap_hwmod omap44xx_wd_timer2_hwmod; |
| 5264 | static struct omap_hwmod_irq_info omap44xx_wd_timer2_irqs[] = { |
| 5265 | { .irq = 80 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 5266 | { .irq = -1 } |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5267 | }; |
| 5268 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5269 | static struct omap_hwmod_addr_space omap44xx_wd_timer2_addrs[] = { |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5270 | { |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5271 | .pa_start = 0x4a314000, |
| 5272 | .pa_end = 0x4a31407f, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5273 | .flags = ADDR_TYPE_RT |
| 5274 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5275 | { } |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5276 | }; |
| 5277 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5278 | /* l4_wkup -> wd_timer2 */ |
| 5279 | static struct omap_hwmod_ocp_if omap44xx_l4_wkup__wd_timer2 = { |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5280 | .master = &omap44xx_l4_wkup_hwmod, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5281 | .slave = &omap44xx_wd_timer2_hwmod, |
| 5282 | .clk = "l4_wkup_clk_mux_ck", |
| 5283 | .addr = omap44xx_wd_timer2_addrs, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5284 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5285 | }; |
| 5286 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5287 | /* wd_timer2 slave ports */ |
| 5288 | static struct omap_hwmod_ocp_if *omap44xx_wd_timer2_slaves[] = { |
| 5289 | &omap44xx_l4_wkup__wd_timer2, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5290 | }; |
| 5291 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5292 | static struct omap_hwmod omap44xx_wd_timer2_hwmod = { |
| 5293 | .name = "wd_timer2", |
| 5294 | .class = &omap44xx_wd_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5295 | .clkdm_name = "l4_wkup_clkdm", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5296 | .mpu_irqs = omap44xx_wd_timer2_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5297 | .main_clk = "wd_timer2_fck", |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5298 | .prcm = { |
| 5299 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5300 | .clkctrl_offs = OMAP4_CM_WKUP_WDT2_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5301 | .context_offs = OMAP4_RM_WKUP_WDT2_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5302 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5303 | }, |
| 5304 | }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5305 | .slaves = omap44xx_wd_timer2_slaves, |
| 5306 | .slaves_cnt = ARRAY_SIZE(omap44xx_wd_timer2_slaves), |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5307 | }; |
| 5308 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5309 | /* wd_timer3 */ |
| 5310 | static struct omap_hwmod omap44xx_wd_timer3_hwmod; |
| 5311 | static struct omap_hwmod_irq_info omap44xx_wd_timer3_irqs[] = { |
| 5312 | { .irq = 36 + OMAP44XX_IRQ_GIC_START }, |
Paul Walmsley | 212738a | 2011-07-09 19:14:06 -0600 | [diff] [blame] | 5313 | { .irq = -1 } |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5314 | }; |
| 5315 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5316 | static struct omap_hwmod_addr_space omap44xx_wd_timer3_addrs[] = { |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5317 | { |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5318 | .pa_start = 0x40130000, |
| 5319 | .pa_end = 0x4013007f, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5320 | .flags = ADDR_TYPE_RT |
| 5321 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5322 | { } |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5323 | }; |
| 5324 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5325 | /* l4_abe -> wd_timer3 */ |
| 5326 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__wd_timer3 = { |
| 5327 | .master = &omap44xx_l4_abe_hwmod, |
| 5328 | .slave = &omap44xx_wd_timer3_hwmod, |
| 5329 | .clk = "ocp_abe_iclk", |
| 5330 | .addr = omap44xx_wd_timer3_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5331 | .user = OCP_USER_MPU, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5332 | }; |
| 5333 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5334 | static struct omap_hwmod_addr_space omap44xx_wd_timer3_dma_addrs[] = { |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5335 | { |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5336 | .pa_start = 0x49030000, |
| 5337 | .pa_end = 0x4903007f, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5338 | .flags = ADDR_TYPE_RT |
| 5339 | }, |
Paul Walmsley | 78183f3 | 2011-07-09 19:14:05 -0600 | [diff] [blame] | 5340 | { } |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5341 | }; |
| 5342 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5343 | /* l4_abe -> wd_timer3 (dma) */ |
| 5344 | static struct omap_hwmod_ocp_if omap44xx_l4_abe__wd_timer3_dma = { |
| 5345 | .master = &omap44xx_l4_abe_hwmod, |
| 5346 | .slave = &omap44xx_wd_timer3_hwmod, |
| 5347 | .clk = "ocp_abe_iclk", |
| 5348 | .addr = omap44xx_wd_timer3_dma_addrs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5349 | .user = OCP_USER_SDMA, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5350 | }; |
| 5351 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5352 | /* wd_timer3 slave ports */ |
| 5353 | static struct omap_hwmod_ocp_if *omap44xx_wd_timer3_slaves[] = { |
| 5354 | &omap44xx_l4_abe__wd_timer3, |
| 5355 | &omap44xx_l4_abe__wd_timer3_dma, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5356 | }; |
| 5357 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5358 | static struct omap_hwmod omap44xx_wd_timer3_hwmod = { |
| 5359 | .name = "wd_timer3", |
| 5360 | .class = &omap44xx_wd_timer_hwmod_class, |
Benoit Cousson | a5322c6 | 2011-07-10 05:56:29 -0600 | [diff] [blame] | 5361 | .clkdm_name = "abe_clkdm", |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5362 | .mpu_irqs = omap44xx_wd_timer3_irqs, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5363 | .main_clk = "wd_timer3_fck", |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5364 | .prcm = { |
| 5365 | .omap4 = { |
Benoit Cousson | d0f0631 | 2011-07-10 05:56:30 -0600 | [diff] [blame] | 5366 | .clkctrl_offs = OMAP4_CM1_ABE_WDT3_CLKCTRL_OFFSET, |
Benoit Cousson | 27bb00b | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5367 | .context_offs = OMAP4_RM_ABE_WDT3_CONTEXT_OFFSET, |
Benoit Cousson | 03fdefe5 | 2011-07-10 05:56:32 -0600 | [diff] [blame] | 5368 | .modulemode = MODULEMODE_SWCTRL, |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5369 | }, |
| 5370 | }, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5371 | .slaves = omap44xx_wd_timer3_slaves, |
| 5372 | .slaves_cnt = ARRAY_SIZE(omap44xx_wd_timer3_slaves), |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5373 | }; |
| 5374 | |
Benoit Cousson | af88fa9 | 2011-12-15 23:15:18 -0700 | [diff] [blame] | 5375 | /* |
| 5376 | * 'usb_host_hs' class |
| 5377 | * high-speed multi-port usb host controller |
| 5378 | */ |
| 5379 | static struct omap_hwmod_ocp_if omap44xx_usb_host_hs__l3_main_2 = { |
| 5380 | .master = &omap44xx_usb_host_hs_hwmod, |
| 5381 | .slave = &omap44xx_l3_main_2_hwmod, |
| 5382 | .clk = "l3_div_ck", |
| 5383 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5384 | }; |
| 5385 | |
| 5386 | static struct omap_hwmod_class_sysconfig omap44xx_usb_host_hs_sysc = { |
| 5387 | .rev_offs = 0x0000, |
| 5388 | .sysc_offs = 0x0010, |
| 5389 | .syss_offs = 0x0014, |
| 5390 | .sysc_flags = (SYSC_HAS_MIDLEMODE | SYSC_HAS_SIDLEMODE | |
| 5391 | SYSC_HAS_SOFTRESET), |
| 5392 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART | |
| 5393 | SIDLE_SMART_WKUP | MSTANDBY_FORCE | MSTANDBY_NO | |
| 5394 | MSTANDBY_SMART | MSTANDBY_SMART_WKUP), |
| 5395 | .sysc_fields = &omap_hwmod_sysc_type2, |
| 5396 | }; |
| 5397 | |
| 5398 | static struct omap_hwmod_class omap44xx_usb_host_hs_hwmod_class = { |
| 5399 | .name = "usb_host_hs", |
| 5400 | .sysc = &omap44xx_usb_host_hs_sysc, |
| 5401 | }; |
| 5402 | |
| 5403 | static struct omap_hwmod_ocp_if *omap44xx_usb_host_hs_masters[] = { |
| 5404 | &omap44xx_usb_host_hs__l3_main_2, |
| 5405 | }; |
| 5406 | |
| 5407 | static struct omap_hwmod_addr_space omap44xx_usb_host_hs_addrs[] = { |
| 5408 | { |
| 5409 | .name = "uhh", |
| 5410 | .pa_start = 0x4a064000, |
| 5411 | .pa_end = 0x4a0647ff, |
| 5412 | .flags = ADDR_TYPE_RT |
| 5413 | }, |
| 5414 | { |
| 5415 | .name = "ohci", |
| 5416 | .pa_start = 0x4a064800, |
| 5417 | .pa_end = 0x4a064bff, |
| 5418 | }, |
| 5419 | { |
| 5420 | .name = "ehci", |
| 5421 | .pa_start = 0x4a064c00, |
| 5422 | .pa_end = 0x4a064fff, |
| 5423 | }, |
| 5424 | {} |
| 5425 | }; |
| 5426 | |
| 5427 | static struct omap_hwmod_irq_info omap44xx_usb_host_hs_irqs[] = { |
| 5428 | { .name = "ohci-irq", .irq = 76 + OMAP44XX_IRQ_GIC_START }, |
| 5429 | { .name = "ehci-irq", .irq = 77 + OMAP44XX_IRQ_GIC_START }, |
| 5430 | { .irq = -1 } |
| 5431 | }; |
| 5432 | |
| 5433 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__usb_host_hs = { |
| 5434 | .master = &omap44xx_l4_cfg_hwmod, |
| 5435 | .slave = &omap44xx_usb_host_hs_hwmod, |
| 5436 | .clk = "l4_div_ck", |
| 5437 | .addr = omap44xx_usb_host_hs_addrs, |
| 5438 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5439 | }; |
| 5440 | |
| 5441 | static struct omap_hwmod_ocp_if *omap44xx_usb_host_hs_slaves[] = { |
| 5442 | &omap44xx_l4_cfg__usb_host_hs, |
| 5443 | }; |
| 5444 | |
| 5445 | static struct omap_hwmod omap44xx_usb_host_hs_hwmod = { |
| 5446 | .name = "usb_host_hs", |
| 5447 | .class = &omap44xx_usb_host_hs_hwmod_class, |
| 5448 | .clkdm_name = "l3_init_clkdm", |
| 5449 | .main_clk = "usb_host_hs_fck", |
| 5450 | .prcm = { |
| 5451 | .omap4 = { |
| 5452 | .clkctrl_offs = OMAP4_CM_L3INIT_USB_HOST_CLKCTRL_OFFSET, |
| 5453 | .context_offs = OMAP4_RM_L3INIT_USB_HOST_CONTEXT_OFFSET, |
| 5454 | .modulemode = MODULEMODE_SWCTRL, |
| 5455 | }, |
| 5456 | }, |
| 5457 | .mpu_irqs = omap44xx_usb_host_hs_irqs, |
| 5458 | .slaves = omap44xx_usb_host_hs_slaves, |
| 5459 | .slaves_cnt = ARRAY_SIZE(omap44xx_usb_host_hs_slaves), |
| 5460 | .masters = omap44xx_usb_host_hs_masters, |
| 5461 | .masters_cnt = ARRAY_SIZE(omap44xx_usb_host_hs_masters), |
| 5462 | |
| 5463 | /* |
| 5464 | * Errata: USBHOST Configured In Smart-Idle Can Lead To a Deadlock |
| 5465 | * id: i660 |
| 5466 | * |
| 5467 | * Description: |
| 5468 | * In the following configuration : |
| 5469 | * - USBHOST module is set to smart-idle mode |
| 5470 | * - PRCM asserts idle_req to the USBHOST module ( This typically |
| 5471 | * happens when the system is going to a low power mode : all ports |
| 5472 | * have been suspended, the master part of the USBHOST module has |
| 5473 | * entered the standby state, and SW has cut the functional clocks) |
| 5474 | * - an USBHOST interrupt occurs before the module is able to answer |
| 5475 | * idle_ack, typically a remote wakeup IRQ. |
| 5476 | * Then the USB HOST module will enter a deadlock situation where it |
| 5477 | * is no more accessible nor functional. |
| 5478 | * |
| 5479 | * Workaround: |
| 5480 | * Don't use smart idle; use only force idle, hence HWMOD_SWSUP_SIDLE |
| 5481 | */ |
| 5482 | |
| 5483 | /* |
| 5484 | * Errata: USB host EHCI may stall when entering smart-standby mode |
| 5485 | * Id: i571 |
| 5486 | * |
| 5487 | * Description: |
| 5488 | * When the USBHOST module is set to smart-standby mode, and when it is |
| 5489 | * ready to enter the standby state (i.e. all ports are suspended and |
| 5490 | * all attached devices are in suspend mode), then it can wrongly assert |
| 5491 | * the Mstandby signal too early while there are still some residual OCP |
| 5492 | * transactions ongoing. If this condition occurs, the internal state |
| 5493 | * machine may go to an undefined state and the USB link may be stuck |
| 5494 | * upon the next resume. |
| 5495 | * |
| 5496 | * Workaround: |
| 5497 | * Don't use smart standby; use only force standby, |
| 5498 | * hence HWMOD_SWSUP_MSTANDBY |
| 5499 | */ |
| 5500 | |
| 5501 | /* |
| 5502 | * During system boot; If the hwmod framework resets the module |
| 5503 | * the module will have smart idle settings; which can lead to deadlock |
| 5504 | * (above Errata Id:i660); so, dont reset the module during boot; |
| 5505 | * Use HWMOD_INIT_NO_RESET. |
| 5506 | */ |
| 5507 | |
| 5508 | .flags = HWMOD_SWSUP_SIDLE | HWMOD_SWSUP_MSTANDBY | |
| 5509 | HWMOD_INIT_NO_RESET, |
| 5510 | }; |
| 5511 | |
| 5512 | /* |
| 5513 | * 'usb_tll_hs' class |
| 5514 | * usb_tll_hs module is the adapter on the usb_host_hs ports |
| 5515 | */ |
| 5516 | static struct omap_hwmod_class_sysconfig omap44xx_usb_tll_hs_sysc = { |
| 5517 | .rev_offs = 0x0000, |
| 5518 | .sysc_offs = 0x0010, |
| 5519 | .syss_offs = 0x0014, |
| 5520 | .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE | |
| 5521 | SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET | |
| 5522 | SYSC_HAS_AUTOIDLE), |
| 5523 | .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART), |
| 5524 | .sysc_fields = &omap_hwmod_sysc_type1, |
| 5525 | }; |
| 5526 | |
| 5527 | static struct omap_hwmod_class omap44xx_usb_tll_hs_hwmod_class = { |
| 5528 | .name = "usb_tll_hs", |
| 5529 | .sysc = &omap44xx_usb_tll_hs_sysc, |
| 5530 | }; |
| 5531 | |
| 5532 | static struct omap_hwmod_irq_info omap44xx_usb_tll_hs_irqs[] = { |
| 5533 | { .name = "tll-irq", .irq = 78 + OMAP44XX_IRQ_GIC_START }, |
| 5534 | { .irq = -1 } |
| 5535 | }; |
| 5536 | |
| 5537 | static struct omap_hwmod_addr_space omap44xx_usb_tll_hs_addrs[] = { |
| 5538 | { |
| 5539 | .name = "tll", |
| 5540 | .pa_start = 0x4a062000, |
| 5541 | .pa_end = 0x4a063fff, |
| 5542 | .flags = ADDR_TYPE_RT |
| 5543 | }, |
| 5544 | {} |
| 5545 | }; |
| 5546 | |
| 5547 | static struct omap_hwmod_ocp_if omap44xx_l4_cfg__usb_tll_hs = { |
| 5548 | .master = &omap44xx_l4_cfg_hwmod, |
| 5549 | .slave = &omap44xx_usb_tll_hs_hwmod, |
| 5550 | .clk = "l4_div_ck", |
| 5551 | .addr = omap44xx_usb_tll_hs_addrs, |
| 5552 | .user = OCP_USER_MPU | OCP_USER_SDMA, |
| 5553 | }; |
| 5554 | |
| 5555 | static struct omap_hwmod_ocp_if *omap44xx_usb_tll_hs_slaves[] = { |
| 5556 | &omap44xx_l4_cfg__usb_tll_hs, |
| 5557 | }; |
| 5558 | |
| 5559 | static struct omap_hwmod omap44xx_usb_tll_hs_hwmod = { |
| 5560 | .name = "usb_tll_hs", |
| 5561 | .class = &omap44xx_usb_tll_hs_hwmod_class, |
| 5562 | .clkdm_name = "l3_init_clkdm", |
| 5563 | .main_clk = "usb_tll_hs_ick", |
| 5564 | .prcm = { |
| 5565 | .omap4 = { |
| 5566 | .clkctrl_offs = OMAP4_CM_L3INIT_USB_TLL_CLKCTRL_OFFSET, |
| 5567 | .context_offs = OMAP4_RM_L3INIT_USB_TLL_CONTEXT_OFFSET, |
| 5568 | .modulemode = MODULEMODE_HWCTRL, |
| 5569 | }, |
| 5570 | }, |
| 5571 | .mpu_irqs = omap44xx_usb_tll_hs_irqs, |
| 5572 | .slaves = omap44xx_usb_tll_hs_slaves, |
| 5573 | .slaves_cnt = ARRAY_SIZE(omap44xx_usb_tll_hs_slaves), |
| 5574 | }; |
| 5575 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5576 | static __initdata struct omap_hwmod *omap44xx_hwmods[] = { |
Benoit Cousson | fe13471 | 2010-12-23 22:30:32 +0000 | [diff] [blame] | 5577 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5578 | /* dmm class */ |
| 5579 | &omap44xx_dmm_hwmod, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5580 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5581 | /* emif_fw class */ |
| 5582 | &omap44xx_emif_fw_hwmod, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5583 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5584 | /* l3 class */ |
| 5585 | &omap44xx_l3_instr_hwmod, |
| 5586 | &omap44xx_l3_main_1_hwmod, |
| 5587 | &omap44xx_l3_main_2_hwmod, |
| 5588 | &omap44xx_l3_main_3_hwmod, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5589 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5590 | /* l4 class */ |
| 5591 | &omap44xx_l4_abe_hwmod, |
| 5592 | &omap44xx_l4_cfg_hwmod, |
| 5593 | &omap44xx_l4_per_hwmod, |
| 5594 | &omap44xx_l4_wkup_hwmod, |
Benoit Cousson | 531ce0d | 2010-12-20 18:27:19 -0800 | [diff] [blame] | 5595 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5596 | /* mpu_bus class */ |
| 5597 | &omap44xx_mpu_private_hwmod, |
| 5598 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5599 | /* aess class */ |
Liam Girdwood | 5b31b8d | 2011-04-30 16:19:33 +0100 | [diff] [blame] | 5600 | &omap44xx_aess_hwmod, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5601 | |
| 5602 | /* bandgap class */ |
| 5603 | &omap44xx_bandgap_hwmod, |
| 5604 | |
| 5605 | /* counter class */ |
| 5606 | /* &omap44xx_counter_32k_hwmod, */ |
| 5607 | |
Benoit Cousson | d7cf5f3 | 2010-12-23 22:30:31 +0000 | [diff] [blame] | 5608 | /* dma class */ |
| 5609 | &omap44xx_dma_system_hwmod, |
| 5610 | |
Benoit Cousson | 8ca476d | 2011-01-25 22:01:00 +0000 | [diff] [blame] | 5611 | /* dmic class */ |
| 5612 | &omap44xx_dmic_hwmod, |
| 5613 | |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 5614 | /* dsp class */ |
| 5615 | &omap44xx_dsp_hwmod, |
| 5616 | &omap44xx_dsp_c0_hwmod, |
| 5617 | |
Benoit Cousson | d63bd74 | 2011-01-27 11:17:03 +0000 | [diff] [blame] | 5618 | /* dss class */ |
| 5619 | &omap44xx_dss_hwmod, |
| 5620 | &omap44xx_dss_dispc_hwmod, |
| 5621 | &omap44xx_dss_dsi1_hwmod, |
| 5622 | &omap44xx_dss_dsi2_hwmod, |
| 5623 | &omap44xx_dss_hdmi_hwmod, |
| 5624 | &omap44xx_dss_rfbi_hwmod, |
| 5625 | &omap44xx_dss_venc_hwmod, |
| 5626 | |
Benoit Cousson | 9780a9c | 2010-12-07 16:26:57 -0800 | [diff] [blame] | 5627 | /* gpio class */ |
| 5628 | &omap44xx_gpio1_hwmod, |
| 5629 | &omap44xx_gpio2_hwmod, |
| 5630 | &omap44xx_gpio3_hwmod, |
| 5631 | &omap44xx_gpio4_hwmod, |
| 5632 | &omap44xx_gpio5_hwmod, |
| 5633 | &omap44xx_gpio6_hwmod, |
| 5634 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5635 | /* hsi class */ |
| 5636 | /* &omap44xx_hsi_hwmod, */ |
| 5637 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5638 | /* i2c class */ |
| 5639 | &omap44xx_i2c1_hwmod, |
| 5640 | &omap44xx_i2c2_hwmod, |
| 5641 | &omap44xx_i2c3_hwmod, |
| 5642 | &omap44xx_i2c4_hwmod, |
| 5643 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5644 | /* ipu class */ |
| 5645 | &omap44xx_ipu_hwmod, |
| 5646 | &omap44xx_ipu_c0_hwmod, |
| 5647 | &omap44xx_ipu_c1_hwmod, |
| 5648 | |
| 5649 | /* iss class */ |
| 5650 | /* &omap44xx_iss_hwmod, */ |
| 5651 | |
Benoit Cousson | 8f25bdc | 2010-12-21 21:08:34 -0700 | [diff] [blame] | 5652 | /* iva class */ |
| 5653 | &omap44xx_iva_hwmod, |
| 5654 | &omap44xx_iva_seq0_hwmod, |
| 5655 | &omap44xx_iva_seq1_hwmod, |
| 5656 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5657 | /* kbd class */ |
Shubhrajyoti D | 4998b245 | 2011-05-04 14:57:44 -0700 | [diff] [blame] | 5658 | &omap44xx_kbd_hwmod, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5659 | |
Benoit Cousson | ec5df92 | 2011-02-02 19:27:21 +0000 | [diff] [blame] | 5660 | /* mailbox class */ |
| 5661 | &omap44xx_mailbox_hwmod, |
| 5662 | |
Benoit Cousson | 4ddff49 | 2011-01-31 14:50:30 +0000 | [diff] [blame] | 5663 | /* mcbsp class */ |
| 5664 | &omap44xx_mcbsp1_hwmod, |
| 5665 | &omap44xx_mcbsp2_hwmod, |
| 5666 | &omap44xx_mcbsp3_hwmod, |
| 5667 | &omap44xx_mcbsp4_hwmod, |
| 5668 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5669 | /* mcpdm class */ |
Peter Ujfalusi | d05e2ea | 2011-05-01 19:33:15 +0100 | [diff] [blame] | 5670 | &omap44xx_mcpdm_hwmod, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5671 | |
Benoit Cousson | 9bcbd7f | 2011-02-02 17:52:13 +0530 | [diff] [blame] | 5672 | /* mcspi class */ |
| 5673 | &omap44xx_mcspi1_hwmod, |
| 5674 | &omap44xx_mcspi2_hwmod, |
| 5675 | &omap44xx_mcspi3_hwmod, |
| 5676 | &omap44xx_mcspi4_hwmod, |
| 5677 | |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5678 | /* mmc class */ |
Anand Gadiyar | 17203bd | 2011-03-01 13:12:56 -0800 | [diff] [blame] | 5679 | &omap44xx_mmc1_hwmod, |
| 5680 | &omap44xx_mmc2_hwmod, |
| 5681 | &omap44xx_mmc3_hwmod, |
| 5682 | &omap44xx_mmc4_hwmod, |
| 5683 | &omap44xx_mmc5_hwmod, |
Benoit Cousson | 407a688 | 2011-02-15 22:39:48 +0100 | [diff] [blame] | 5684 | |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5685 | /* mpu class */ |
| 5686 | &omap44xx_mpu_hwmod, |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5687 | |
Benoit Cousson | 1f6a717 | 2010-12-23 22:30:30 +0000 | [diff] [blame] | 5688 | /* smartreflex class */ |
| 5689 | &omap44xx_smartreflex_core_hwmod, |
| 5690 | &omap44xx_smartreflex_iva_hwmod, |
| 5691 | &omap44xx_smartreflex_mpu_hwmod, |
| 5692 | |
Benoit Cousson | d11c217 | 2011-02-02 12:04:36 +0000 | [diff] [blame] | 5693 | /* spinlock class */ |
| 5694 | &omap44xx_spinlock_hwmod, |
| 5695 | |
Benoit Cousson | 35d1a66 | 2011-02-11 11:17:14 +0000 | [diff] [blame] | 5696 | /* timer class */ |
| 5697 | &omap44xx_timer1_hwmod, |
| 5698 | &omap44xx_timer2_hwmod, |
| 5699 | &omap44xx_timer3_hwmod, |
| 5700 | &omap44xx_timer4_hwmod, |
| 5701 | &omap44xx_timer5_hwmod, |
| 5702 | &omap44xx_timer6_hwmod, |
| 5703 | &omap44xx_timer7_hwmod, |
| 5704 | &omap44xx_timer8_hwmod, |
| 5705 | &omap44xx_timer9_hwmod, |
| 5706 | &omap44xx_timer10_hwmod, |
| 5707 | &omap44xx_timer11_hwmod, |
| 5708 | |
Benoit Cousson | db12ba5 | 2010-09-27 20:19:19 +0530 | [diff] [blame] | 5709 | /* uart class */ |
| 5710 | &omap44xx_uart1_hwmod, |
| 5711 | &omap44xx_uart2_hwmod, |
| 5712 | &omap44xx_uart3_hwmod, |
| 5713 | &omap44xx_uart4_hwmod, |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5714 | |
Benoit Cousson | af88fa9 | 2011-12-15 23:15:18 -0700 | [diff] [blame] | 5715 | /* usb host class */ |
| 5716 | &omap44xx_usb_host_hs_hwmod, |
| 5717 | &omap44xx_usb_tll_hs_hwmod, |
| 5718 | |
Benoit Cousson | 5844c4e | 2011-02-17 12:41:05 +0000 | [diff] [blame] | 5719 | /* usb_otg_hs class */ |
| 5720 | &omap44xx_usb_otg_hs_hwmod, |
| 5721 | |
Benoit Cousson | 3b54baa | 2010-12-21 21:08:33 -0700 | [diff] [blame] | 5722 | /* wd_timer class */ |
| 5723 | &omap44xx_wd_timer2_hwmod, |
| 5724 | &omap44xx_wd_timer3_hwmod, |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5725 | NULL, |
| 5726 | }; |
| 5727 | |
| 5728 | int __init omap44xx_hwmod_init(void) |
| 5729 | { |
Paul Walmsley | 550c809 | 2011-02-28 11:58:14 -0700 | [diff] [blame] | 5730 | return omap_hwmod_register(omap44xx_hwmods); |
Benoit Cousson | 55d2cb0 | 2010-05-12 17:54:36 +0200 | [diff] [blame] | 5731 | } |
| 5732 | |