blob: 56e84383a2edc90a4918db85f418228c194abe98 [file] [log] [blame]
Daniel Walkerda6df072010-04-23 16:04:20 -07001/* include/linux/msm_mdp.h
2 *
3 * Copyright (C) 2007 Google Incorporated
Padmanabhan Komandurud9f38b02012-02-02 18:57:03 +05304 * Copyright (c) 2012 Code Aurora Forum. All rights reserved.
Daniel Walkerda6df072010-04-23 16:04:20 -07005 *
6 * This software is licensed under the terms of the GNU General Public
7 * License version 2, as published by the Free Software Foundation, and
8 * may be copied, distributed, and modified under those terms.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15#ifndef _MSM_MDP_H_
16#define _MSM_MDP_H_
17
18#include <linux/types.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070019#include <linux/fb.h>
Daniel Walkerda6df072010-04-23 16:04:20 -070020
21#define MSMFB_IOCTL_MAGIC 'm'
22#define MSMFB_GRP_DISP _IOW(MSMFB_IOCTL_MAGIC, 1, unsigned int)
23#define MSMFB_BLIT _IOW(MSMFB_IOCTL_MAGIC, 2, unsigned int)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070024#define MSMFB_SUSPEND_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 128, unsigned int)
25#define MSMFB_RESUME_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 129, unsigned int)
26#define MSMFB_CURSOR _IOW(MSMFB_IOCTL_MAGIC, 130, struct fb_cursor)
27#define MSMFB_SET_LUT _IOW(MSMFB_IOCTL_MAGIC, 131, struct fb_cmap)
28#define MSMFB_HISTOGRAM _IOWR(MSMFB_IOCTL_MAGIC, 132, struct mdp_histogram)
29/* new ioctls's for set/get ccs matrix */
30#define MSMFB_GET_CCS_MATRIX _IOWR(MSMFB_IOCTL_MAGIC, 133, struct mdp_ccs)
31#define MSMFB_SET_CCS_MATRIX _IOW(MSMFB_IOCTL_MAGIC, 134, struct mdp_ccs)
32#define MSMFB_OVERLAY_SET _IOWR(MSMFB_IOCTL_MAGIC, 135, \
33 struct mdp_overlay)
34#define MSMFB_OVERLAY_UNSET _IOW(MSMFB_IOCTL_MAGIC, 136, unsigned int)
35#define MSMFB_OVERLAY_PLAY _IOW(MSMFB_IOCTL_MAGIC, 137, \
36 struct msmfb_overlay_data)
37#define MSMFB_GET_PAGE_PROTECTION _IOR(MSMFB_IOCTL_MAGIC, 138, \
38 struct mdp_page_protection)
39#define MSMFB_SET_PAGE_PROTECTION _IOW(MSMFB_IOCTL_MAGIC, 139, \
40 struct mdp_page_protection)
41#define MSMFB_OVERLAY_GET _IOR(MSMFB_IOCTL_MAGIC, 140, \
42 struct mdp_overlay)
43#define MSMFB_OVERLAY_PLAY_ENABLE _IOW(MSMFB_IOCTL_MAGIC, 141, unsigned int)
44#define MSMFB_OVERLAY_BLT _IOWR(MSMFB_IOCTL_MAGIC, 142, \
45 struct msmfb_overlay_blt)
46#define MSMFB_OVERLAY_BLT_OFFSET _IOW(MSMFB_IOCTL_MAGIC, 143, unsigned int)
47#define MSMFB_HISTOGRAM_START _IO(MSMFB_IOCTL_MAGIC, 144)
48#define MSMFB_HISTOGRAM_STOP _IO(MSMFB_IOCTL_MAGIC, 145)
49#define MSMFB_NOTIFY_UPDATE _IOW(MSMFB_IOCTL_MAGIC, 146, unsigned int)
50
51#define MSMFB_OVERLAY_3D _IOWR(MSMFB_IOCTL_MAGIC, 147, \
52 struct msmfb_overlay_3d)
53
kuogee hsieh405dc302011-07-21 15:06:59 -070054#define MSMFB_MIXER_INFO _IOWR(MSMFB_IOCTL_MAGIC, 148, \
55 struct msmfb_mixer_info_req)
Nagamalleswararao Ganji0737d652011-10-14 02:02:33 -070056#define MSMFB_OVERLAY_PLAY_WAIT _IOWR(MSMFB_IOCTL_MAGIC, 149, \
57 struct msmfb_overlay_data)
Vinay Kalia27020d12011-10-14 17:50:29 -070058#define MSMFB_WRITEBACK_INIT _IO(MSMFB_IOCTL_MAGIC, 150)
Vinay Kaliae1ba2702011-12-21 16:24:52 -080059#define MSMFB_WRITEBACK_START _IO(MSMFB_IOCTL_MAGIC, 151)
60#define MSMFB_WRITEBACK_STOP _IO(MSMFB_IOCTL_MAGIC, 152)
Vinay Kalia27020d12011-10-14 17:50:29 -070061#define MSMFB_WRITEBACK_QUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 153, \
62 struct msmfb_data)
63#define MSMFB_WRITEBACK_DEQUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 154, \
64 struct msmfb_data)
65#define MSMFB_WRITEBACK_TERMINATE _IO(MSMFB_IOCTL_MAGIC, 155)
Pravin Tamkhane02a40682011-11-29 14:17:01 -080066#define MSMFB_MDP_PP _IOWR(MSMFB_IOCTL_MAGIC, 156, struct msmfb_mdp_pp)
Vinay Kalia27020d12011-10-14 17:50:29 -070067
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070068#define FB_TYPE_3D_PANEL 0x10101010
69#define MDP_IMGTYPE2_START 0x10000
70#define MSMFB_DRIVER_VERSION 0xF9E8D701
Daniel Walkerda6df072010-04-23 16:04:20 -070071
72enum {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070073 NOTIFY_UPDATE_START,
74 NOTIFY_UPDATE_STOP,
75};
76
77enum {
78 MDP_RGB_565, /* RGB 565 planer */
79 MDP_XRGB_8888, /* RGB 888 padded */
80 MDP_Y_CBCR_H2V2, /* Y and CbCr, pseudo planer w/ Cb is in MSB */
Padmanabhan Komandurud9f38b02012-02-02 18:57:03 +053081 MDP_Y_CBCR_H2V2_ADRENO,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070082 MDP_ARGB_8888, /* ARGB 888 */
83 MDP_RGB_888, /* RGB 888 planer */
84 MDP_Y_CRCB_H2V2, /* Y and CrCb, pseudo planer w/ Cr is in MSB */
85 MDP_YCRYCB_H2V1, /* YCrYCb interleave */
86 MDP_Y_CRCB_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
87 MDP_Y_CBCR_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
88 MDP_RGBA_8888, /* ARGB 888 */
89 MDP_BGRA_8888, /* ABGR 888 */
90 MDP_RGBX_8888, /* RGBX 888 */
91 MDP_Y_CRCB_H2V2_TILE, /* Y and CrCb, pseudo planer tile */
92 MDP_Y_CBCR_H2V2_TILE, /* Y and CbCr, pseudo planer tile */
93 MDP_Y_CR_CB_H2V2, /* Y, Cr and Cb, planar */
Pradeep Jilagam9b4a6be2011-10-03 17:19:20 +053094 MDP_Y_CR_CB_GH2V2, /* Y, Cr and Cb, planar aligned to Android YV12 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070095 MDP_Y_CB_CR_H2V2, /* Y, Cb and Cr, planar */
96 MDP_Y_CRCB_H1V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
97 MDP_Y_CBCR_H1V1, /* Y and CbCr, pseduo planer w/ Cb is in MSB */
98 MDP_IMGTYPE_LIMIT,
99 MDP_BGR_565 = MDP_IMGTYPE2_START, /* BGR 565 planer */
100 MDP_FB_FORMAT, /* framebuffer format */
101 MDP_IMGTYPE_LIMIT2 /* Non valid image type after this enum */
Daniel Walkerda6df072010-04-23 16:04:20 -0700102};
103
104enum {
105 PMEM_IMG,
106 FB_IMG,
107};
108
Liyuan Lid9736632011-11-11 13:47:59 -0800109enum {
110 HSIC_HUE = 0,
111 HSIC_SAT,
112 HSIC_INT,
113 HSIC_CON,
114 NUM_HSIC_PARAM,
115};
116
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700117/* mdp_blit_req flag values */
118#define MDP_ROT_NOP 0
119#define MDP_FLIP_LR 0x1
120#define MDP_FLIP_UD 0x2
121#define MDP_ROT_90 0x4
122#define MDP_ROT_180 (MDP_FLIP_UD|MDP_FLIP_LR)
123#define MDP_ROT_270 (MDP_ROT_90|MDP_FLIP_UD|MDP_FLIP_LR)
124#define MDP_DITHER 0x8
125#define MDP_BLUR 0x10
126#define MDP_BLEND_FG_PREMULT 0x20000
127#define MDP_DEINTERLACE 0x80000000
128#define MDP_SHARPENING 0x40000000
129#define MDP_NO_DMA_BARRIER_START 0x20000000
130#define MDP_NO_DMA_BARRIER_END 0x10000000
131#define MDP_NO_BLIT 0x08000000
132#define MDP_BLIT_WITH_DMA_BARRIERS 0x000
133#define MDP_BLIT_WITH_NO_DMA_BARRIERS \
134 (MDP_NO_DMA_BARRIER_START | MDP_NO_DMA_BARRIER_END)
135#define MDP_BLIT_SRC_GEM 0x04000000
136#define MDP_BLIT_DST_GEM 0x02000000
137#define MDP_BLIT_NON_CACHED 0x01000000
138#define MDP_OV_PIPE_SHARE 0x00800000
139#define MDP_DEINTERLACE_ODD 0x00400000
140#define MDP_OV_PLAY_NOWAIT 0x00200000
141#define MDP_SOURCE_ROTATED_90 0x00100000
Liyuan Lid9736632011-11-11 13:47:59 -0800142#define MDP_DPP_HSIC 0x00080000
Ajay Singh Parmar4c7ccb32012-02-21 12:56:04 +0530143#define MDP_BACKEND_COMPOSITION 0x00040000
Nagamalleswararao Ganji880f8472011-12-14 03:52:28 -0800144#define MDP_BORDERFILL_SUPPORTED 0x00010000
145#define MDP_SECURE_OVERLAY_SESSION 0x00008000
146#define MDP_MEMORY_ID_TYPE_FB 0x00001000
Daniel Walkerda6df072010-04-23 16:04:20 -0700147
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700148#define MDP_TRANSP_NOP 0xffffffff
149#define MDP_ALPHA_NOP 0xff
150
151#define MDP_FB_PAGE_PROTECTION_NONCACHED (0)
152#define MDP_FB_PAGE_PROTECTION_WRITECOMBINE (1)
153#define MDP_FB_PAGE_PROTECTION_WRITETHROUGHCACHE (2)
154#define MDP_FB_PAGE_PROTECTION_WRITEBACKCACHE (3)
155#define MDP_FB_PAGE_PROTECTION_WRITEBACKWACACHE (4)
156/* Sentinel: Don't use! */
157#define MDP_FB_PAGE_PROTECTION_INVALID (5)
158/* Count of the number of MDP_FB_PAGE_PROTECTION_... values. */
159#define MDP_NUM_FB_PAGE_PROTECTION_VALUES (5)
Daniel Walkerda6df072010-04-23 16:04:20 -0700160
161struct mdp_rect {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700162 uint32_t x;
163 uint32_t y;
164 uint32_t w;
165 uint32_t h;
Daniel Walkerda6df072010-04-23 16:04:20 -0700166};
167
168struct mdp_img {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700169 uint32_t width;
170 uint32_t height;
171 uint32_t format;
172 uint32_t offset;
Daniel Walkerda6df072010-04-23 16:04:20 -0700173 int memory_id; /* the file descriptor */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700174 uint32_t priv;
Daniel Walkerda6df072010-04-23 16:04:20 -0700175};
176
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700177/*
178 * {3x3} + {3} ccs matrix
179 */
180
181#define MDP_CCS_RGB2YUV 0
182#define MDP_CCS_YUV2RGB 1
183
184#define MDP_CCS_SIZE 9
185#define MDP_BV_SIZE 3
186
187struct mdp_ccs {
188 int direction; /* MDP_CCS_RGB2YUV or YUV2RGB */
189 uint16_t ccs[MDP_CCS_SIZE]; /* 3x3 color coefficients */
190 uint16_t bv[MDP_BV_SIZE]; /* 1x3 bias vector */
191};
192
Nagamalleswararao Ganji4b991722011-01-28 13:24:34 -0800193struct mdp_csc {
194 int id;
195 uint32_t csc_mv[9];
196 uint32_t csc_pre_bv[3];
197 uint32_t csc_post_bv[3];
198 uint32_t csc_pre_lv[6];
199 uint32_t csc_post_lv[6];
200};
201
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700202/* The version of the mdp_blit_req structure so that
203 * user applications can selectively decide which functionality
204 * to include
205 */
206
207#define MDP_BLIT_REQ_VERSION 2
208
Daniel Walkerda6df072010-04-23 16:04:20 -0700209struct mdp_blit_req {
210 struct mdp_img src;
211 struct mdp_img dst;
212 struct mdp_rect src_rect;
213 struct mdp_rect dst_rect;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700214 uint32_t alpha;
215 uint32_t transp_mask;
216 uint32_t flags;
217 int sharpening_strength; /* -127 <--> 127, default 64 */
Daniel Walkerda6df072010-04-23 16:04:20 -0700218};
219
220struct mdp_blit_req_list {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700221 uint32_t count;
Daniel Walkerda6df072010-04-23 16:04:20 -0700222 struct mdp_blit_req req[];
223};
224
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700225#define MSMFB_DATA_VERSION 2
226
227struct msmfb_data {
228 uint32_t offset;
229 int memory_id;
230 int id;
231 uint32_t flags;
232 uint32_t priv;
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800233 uint32_t iova;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700234};
235
236#define MSMFB_NEW_REQUEST -1
237
238struct msmfb_overlay_data {
239 uint32_t id;
240 struct msmfb_data data;
241 uint32_t version_key;
242 struct msmfb_data plane1_data;
243 struct msmfb_data plane2_data;
244};
245
246struct msmfb_img {
247 uint32_t width;
248 uint32_t height;
249 uint32_t format;
250};
251
Vinay Kalia27020d12011-10-14 17:50:29 -0700252#define MSMFB_WRITEBACK_DEQUEUE_BLOCKING 0x1
253struct msmfb_writeback_data {
254 struct msmfb_data buf_info;
255 struct msmfb_img img;
256};
257
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700258struct dpp_ctrl {
259 /*
260 *'sharp_strength' has inputs = -128 <-> 127
261 * Increasingly positive values correlate with increasingly sharper
262 * picture. Increasingly negative values correlate with increasingly
263 * smoothed picture.
264 */
265 int8_t sharp_strength;
Liyuan Lid9736632011-11-11 13:47:59 -0800266 int8_t hsic_params[NUM_HSIC_PARAM];
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700267};
268
269struct mdp_overlay {
270 struct msmfb_img src;
271 struct mdp_rect src_rect;
272 struct mdp_rect dst_rect;
273 uint32_t z_order; /* stage number */
274 uint32_t is_fg; /* control alpha & transp */
275 uint32_t alpha;
276 uint32_t transp_mask;
277 uint32_t flags;
278 uint32_t id;
279 uint32_t user_data[8];
280 struct dpp_ctrl dpp;
281};
282
283struct msmfb_overlay_3d {
284 uint32_t is_3d;
285 uint32_t width;
286 uint32_t height;
287};
288
289
290struct msmfb_overlay_blt {
291 uint32_t enable;
292 uint32_t offset;
293 uint32_t width;
294 uint32_t height;
295 uint32_t bpp;
296};
297
298struct mdp_histogram {
299 uint32_t frame_cnt;
300 uint32_t bin_cnt;
301 uint32_t *r;
302 uint32_t *g;
303 uint32_t *b;
304};
305
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800306
307/*
308
309 mdp_block_type defines the identifiers for each of pipes in MDP 4.3
310
311 MDP_BLOCK_RESERVED is provided for backward compatibility and is
312 deprecated. It corresponds to DMA_P. So MDP_BLOCK_DMA_P should be used
313 instead.
314
315*/
316
317enum {
318 MDP_BLOCK_RESERVED = 0,
319 MDP_BLOCK_OVERLAY_0,
320 MDP_BLOCK_OVERLAY_1,
321 MDP_BLOCK_VG_1,
322 MDP_BLOCK_VG_2,
323 MDP_BLOCK_RGB_1,
324 MDP_BLOCK_RGB_2,
325 MDP_BLOCK_DMA_P,
326 MDP_BLOCK_DMA_S,
327 MDP_BLOCK_DMA_E,
328 MDP_BLOCK_MAX,
329};
330
331struct mdp_pcc_coeff {
332 uint32_t c, r, g, b, rr, gg, bb, rg, gb, rb, rgb_0, rgb_1;
333};
334
335struct mdp_pcc_cfg_data {
336 uint32_t block;
337 uint32_t ops;
338 struct mdp_pcc_coeff r, g, b;
339};
340
Carl Vanderlipfa1de672011-12-05 12:37:59 -0800341#define MDP_CSC_FLAG_ENABLE 0x1
342#define MDP_CSC_FLAG_YUV_IN 0x2
343#define MDP_CSC_FLAG_YUV_OUT 0x4
344
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800345struct mdp_csc_cfg {
346 /* flags for enable CSC, toggling RGB,YUV input/output */
347 uint32_t flags;
348 uint32_t csc_mv[9];
349 uint32_t csc_pre_bv[3];
350 uint32_t csc_post_bv[3];
351 uint32_t csc_pre_lv[6];
352 uint32_t csc_post_lv[6];
353};
354
355struct mdp_csc_cfg_data {
356 uint32_t block;
357 struct mdp_csc_cfg csc_data;
358};
359
360enum {
361 mdp_lut_igc,
362 mdp_lut_pgc,
363 mdp_lut_hist,
364 mdp_lut_max,
365};
366
367
368struct mdp_igc_lut_data {
369 uint32_t block;
370 uint32_t len, ops;
371 uint32_t *c0_c1_data;
372 uint32_t *c2_data;
373};
374
375struct mdp_ar_gc_lut_data {
376 uint32_t x_start;
377 uint32_t slope;
378 uint32_t offset;
379};
380
381struct mdp_pgc_lut_data {
382 uint32_t block;
383 uint32_t flags;
384 uint8_t num_r_stages;
385 uint8_t num_g_stages;
386 uint8_t num_b_stages;
387 struct mdp_ar_gc_lut_data *r_data;
388 struct mdp_ar_gc_lut_data *g_data;
389 struct mdp_ar_gc_lut_data *b_data;
390};
391
392
393struct mdp_hist_lut_data {
394 uint32_t block;
395 uint32_t ops;
396 uint32_t len;
397 uint32_t *data;
398};
399
400
401struct mdp_lut_cfg_data {
402 uint32_t lut_type;
403 union {
404 struct mdp_igc_lut_data igc_lut_data;
405 struct mdp_pgc_lut_data pgc_lut_data;
406 struct mdp_hist_lut_data hist_lut_data;
407 } data;
408};
409
410enum {
411 mdp_op_pcc_cfg,
412 mdp_op_csc_cfg,
413 mdp_op_lut_cfg,
414 mdp_op_max,
415};
416
417struct msmfb_mdp_pp {
418 uint32_t op;
419 union {
420 struct mdp_pcc_cfg_data pcc_cfg_data;
421 struct mdp_csc_cfg_data csc_cfg_data;
422 struct mdp_lut_cfg_data lut_cfg_data;
423 } data;
424};
425
426
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700427struct mdp_page_protection {
428 uint32_t page_protection;
429};
430
kuogee hsieh405dc302011-07-21 15:06:59 -0700431
432struct mdp_mixer_info {
433 int pndx;
434 int pnum;
435 int ptype;
436 int mixer_num;
437 int z_order;
438};
439
440#define MAX_PIPE_PER_MIXER 4
441
442struct msmfb_mixer_info_req {
443 int mixer_num;
444 int cnt;
445 struct mdp_mixer_info info[MAX_PIPE_PER_MIXER];
446};
447
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700448enum {
449 DISPLAY_SUBSYSTEM_ID,
450 ROTATOR_SUBSYSTEM_ID,
451};
kuogee hsieh405dc302011-07-21 15:06:59 -0700452
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700453#ifdef __KERNEL__
454
455/* get the framebuffer physical address information */
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700456int get_fb_phys_info(unsigned long *start, unsigned long *len, int fb_num,
457 int subsys_id);
Vinay Kalia27020d12011-10-14 17:50:29 -0700458struct fb_info *msm_fb_get_writeback_fb(void);
459int msm_fb_writeback_init(struct fb_info *info);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800460int msm_fb_writeback_start(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700461int msm_fb_writeback_queue_buffer(struct fb_info *info,
462 struct msmfb_data *data);
463int msm_fb_writeback_dequeue_buffer(struct fb_info *info,
464 struct msmfb_data *data);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800465int msm_fb_writeback_stop(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700466int msm_fb_writeback_terminate(struct fb_info *info);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700467#endif
468
469#endif /*_MSM_MDP_H_*/