blob: 5f0c4dbf30d53ac14e90405b8f7491d19a9035db [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef __SOUND_PHASE_H
2#define __SOUND_PHASE_H
3
4/*
5 * ALSA driver for ICEnsemble ICE1712 (Envy24)
6 *
7 * Lowlevel functions for Terratec PHASE 22
8 *
9 * Copyright (c) 2005 Misha Zhilin <misha@epiphan.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
24 *
25 */
26
Simone Zinanniaed058e2005-04-11 14:08:40 +020027#define PHASE_DEVICE_DESC "{Terratec,Phase 22},"\
Misha Zhilin740dc9c2008-08-01 12:45:14 +020028 "{Terratec,Phase 28},"\
29 "{Terrasoniq,TS22},"
Linus Torvalds1da177e2005-04-16 15:20:36 -070030
31#define VT1724_SUBDEVICE_PHASE22 0x3b155011
Simone Zinanniaed058e2005-04-11 14:08:40 +020032#define VT1724_SUBDEVICE_PHASE28 0x3b154911
Misha Zhilin740dc9c2008-08-01 12:45:14 +020033#define VT1724_SUBDEVICE_TS22 0x3b157b11
Linus Torvalds1da177e2005-04-16 15:20:36 -070034
35/* entry point */
Takashi Iwai1b60f6b2007-03-13 22:13:47 +010036extern struct snd_ice1712_card_info snd_vt1724_phase_cards[];
Linus Torvalds1da177e2005-04-16 15:20:36 -070037
Simone Zinanniaed058e2005-04-11 14:08:40 +020038/* PHASE28 GPIO bits */
39#define PHASE28_SPI_MISO (1 << 21)
40#define PHASE28_WM_RESET (1 << 20)
41#define PHASE28_SPI_CLK (1 << 19)
42#define PHASE28_SPI_MOSI (1 << 18)
43#define PHASE28_WM_RW (1 << 17)
44#define PHASE28_AC97_RESET (1 << 16)
45#define PHASE28_DIGITAL_SEL1 (1 << 15)
46#define PHASE28_HP_SEL (1 << 14)
47#define PHASE28_WM_CS (1 << 12)
48#define PHASE28_AC97_COMMIT (1 << 11)
49#define PHASE28_AC97_ADDR (1 << 10)
50#define PHASE28_AC97_DATA_LOW (1 << 9)
51#define PHASE28_AC97_DATA_HIGH (1 << 8)
52#define PHASE28_AC97_DATA_MASK 0xFF
Linus Torvalds1da177e2005-04-16 15:20:36 -070053#endif /* __SOUND_PHASE */