blob: 1ee7c82672c1c8791f995e5a61c6f0f30bbcf4c7 [file] [log] [blame]
Kyle McMartin4068d932006-08-13 22:15:47 -04001/*
2 * include/asm-parisc/prefetch.h
3 *
4 * PA 2.0 defines data prefetch instructions on page 6-11 of the Kane book.
5 * In addition, many implementations do hardware prefetching of both
6 * instructions and data.
7 *
8 * PA7300LC (page 14-4 of the ERS) also implements prefetching by a load
9 * to gr0 but not in a way that Linux can use. If the load would cause an
10 * interruption (eg due to prefetching 0), it is suppressed on PA2.0
11 * processors, but not on 7300LC.
12 *
13 */
14
15#ifndef __ASM_PARISC_PREFETCH_H
16#define __ASM_PARISC_PREFETCH_H
17
18#ifndef __ASSEMBLY__
19#ifdef CONFIG_PREFETCH
20
21#define ARCH_HAS_PREFETCH
Adrian Bunkf13cec82007-10-16 14:24:59 -070022static inline void prefetch(const void *addr)
Kyle McMartin4068d932006-08-13 22:15:47 -040023{
James Bottomleyb3cb8672012-05-16 11:10:27 +010024 __asm__(
25#ifndef CONFIG_PA20
26 /* Need to avoid prefetch of NULL on PA7300LC */
27 " extrw,u,= %0,31,32,%%r0\n"
28#endif
29 " ldw 0(%0), %%r0" : : "r" (addr));
Kyle McMartin4068d932006-08-13 22:15:47 -040030}
31
Kyle McMartin32104b22006-08-13 20:37:26 -040032/* LDD is a PA2.0 addition. */
33#ifdef CONFIG_PA20
Kyle McMartin4068d932006-08-13 22:15:47 -040034#define ARCH_HAS_PREFETCHW
Adrian Bunkf13cec82007-10-16 14:24:59 -070035static inline void prefetchw(const void *addr)
Kyle McMartin4068d932006-08-13 22:15:47 -040036{
37 __asm__("ldd 0(%0), %%r0" : : "r" (addr));
38}
Kyle McMartin32104b22006-08-13 20:37:26 -040039#endif /* CONFIG_PA20 */
Kyle McMartin4068d932006-08-13 22:15:47 -040040
41#endif /* CONFIG_PREFETCH */
42#endif /* __ASSEMBLY__ */
43
44#endif /* __ASM_PARISC_PROCESSOR_H */