Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm / 7e1cc9c55a2a4af62f30fade62fb612a243def39 / . / include / asm-powerpc / cputable.h
blob: 2a3e9075a5a0732768ebf71b3bb5abcf600cc588 [file] [log] [blame]
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]1#ifndef __ASM_POWERPC_CPUTABLE_H
2#define __ASM_POWERPC_CPUTABLE_H
3
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]4#define PPC_FEATURE_32 0x80000000
5#define PPC_FEATURE_64 0x40000000
6#define PPC_FEATURE_601_INSTR 0x20000000
7#define PPC_FEATURE_HAS_ALTIVEC 0x10000000
8#define PPC_FEATURE_HAS_FPU 0x08000000
9#define PPC_FEATURE_HAS_MMU 0x04000000
10#define PPC_FEATURE_HAS_4xxMAC 0x02000000
11#define PPC_FEATURE_UNIFIED_CACHE 0x01000000
12#define PPC_FEATURE_HAS_SPE 0x00800000
13#define PPC_FEATURE_HAS_EFP_SINGLE 0x00400000
14#define PPC_FEATURE_HAS_EFP_DOUBLE 0x00200000
Paul Mackerras98599012005-10-22 16:51:34 +1000[diff] [blame]15#define PPC_FEATURE_NO_TB 0x00100000
Paul Mackerrasa7ddc5e2005-11-10 14:29:18 +1100[diff] [blame]16#define PPC_FEATURE_POWER4 0x00080000
17#define PPC_FEATURE_POWER5 0x00040000
18#define PPC_FEATURE_POWER5_PLUS 0x00020000
19#define PPC_FEATURE_CELL 0x00010000
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]20#define PPC_FEATURE_BOOKE 0x00008000
Benjamin Herrenschmidtaa5cb022006-03-01 15:07:07 +1100[diff] [blame]21#define PPC_FEATURE_SMT 0x00004000
22#define PPC_FEATURE_ICACHE_SNOOP 0x00002000
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]23#define PPC_FEATURE_ARCH_2_05 0x00001000
Olof Johanssonb3ebd1d2006-09-06 14:35:57 -0500[diff] [blame]24#define PPC_FEATURE_PA6T 0x00000800
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]25#define PPC_FEATURE_HAS_DFP 0x00000400
26#define PPC_FEATURE_POWER6_EXT 0x00000200
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame]27#define PPC_FEATURE_ARCH_2_06 0x00000100
Michael Neulingb962ce92008-06-25 14:07:18 +1000[diff] [blame]28#define PPC_FEATURE_HAS_VSX 0x00000080
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]29
Nathan Lynch0f473312008-07-10 01:06:57 +1000[diff] [blame]30#define PPC_FEATURE_PSERIES_PERFMON_COMPAT \
31 0x00000040
32
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]33#define PPC_FEATURE_TRUE_LE 0x00000002
34#define PPC_FEATURE_PPC_LE 0x00000001
35
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]36#ifdef __KERNEL__
Adrian Bunkd1cdcf22008-06-24 03:48:21 +1000[diff] [blame]37
38#include <asm/asm-compat.h>
Michael Ellermanc5157e52008-06-24 11:32:39 +1000[diff] [blame]39#include <asm/feature-fixups.h>
Adrian Bunkd1cdcf22008-06-24 03:48:21 +1000[diff] [blame]40
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]41#ifndef __ASSEMBLY__
42
43/* This structure can grow, it's real size is used by head.S code
44 * via the mkdefs mechanism.
45 */
46struct cpu_spec;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]47
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]48typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec);
Olof Johanssonf39b7a52006-08-11 00:07:08 -0500[diff] [blame]49typedef void (*cpu_restore_t)(void);
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]50
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]51enum powerpc_oprofile_type {
Andy Whitcroft7a45fb12006-01-13 12:35:49 +0000[diff] [blame]52 PPC_OPROFILE_INVALID = 0,
53 PPC_OPROFILE_RS64 = 1,
54 PPC_OPROFILE_POWER4 = 2,
55 PPC_OPROFILE_G4 = 3,
Andy Fleming39aef682008-02-04 18:27:55 -0600[diff] [blame]56 PPC_OPROFILE_FSL_EMB = 4,
Maynard Johnson18f21902006-11-20 18:45:16 +0100[diff] [blame]57 PPC_OPROFILE_CELL = 5,
Olof Johansson25fc5302007-04-18 16:38:21 +1000[diff] [blame]58 PPC_OPROFILE_PA6T = 6,
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]59};
60
Olof Johansson1bd2e5a2007-01-28 21:23:54 -0600[diff] [blame]61enum powerpc_pmc_type {
62 PPC_PMC_DEFAULT = 0,
63 PPC_PMC_IBM = 1,
64 PPC_PMC_PA6T = 2,
65};
66
Benjamin Herrenschmidt47c0bd12007-12-21 15:39:21 +1100[diff] [blame]67struct pt_regs;
68
69extern int machine_check_generic(struct pt_regs *regs);
70extern int machine_check_4xx(struct pt_regs *regs);
71extern int machine_check_440A(struct pt_regs *regs);
72extern int machine_check_e500(struct pt_regs *regs);
73extern int machine_check_e200(struct pt_regs *regs);
74
Paul Mackerras87a72f92007-10-04 14:18:01 +1000[diff] [blame]75/* NOTE WELL: Update identify_cpu() if fields are added or removed! */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]76struct cpu_spec {
77 /* CPU is matched via (PVR & pvr_mask) == pvr_value */
78 unsigned int pvr_mask;
79 unsigned int pvr_value;
80
81 char *cpu_name;
82 unsigned long cpu_features; /* Kernel features */
83 unsigned int cpu_user_features; /* Userland features */
84
85 /* cache line sizes */
86 unsigned int icache_bsize;
87 unsigned int dcache_bsize;
88
89 /* number of performance monitor counters */
90 unsigned int num_pmcs;
Olof Johansson1bd2e5a2007-01-28 21:23:54 -0600[diff] [blame]91 enum powerpc_pmc_type pmc_type;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]92
93 /* this is called to initialize various CPU bits like L1 cache,
94 * BHT, SPD, etc... from head.S before branching to identify_machine
95 */
96 cpu_setup_t cpu_setup;
Olof Johanssonf39b7a52006-08-11 00:07:08 -0500[diff] [blame]97 /* Used to restore cpu setup on secondary processors and at resume */
98 cpu_restore_t cpu_restore;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]99
100 /* Used by oprofile userspace to select the right counters */
101 char *oprofile_cpu_type;
102
103 /* Processor specific oprofile operations */
Anton Blanchard32a33992006-01-09 15:41:31 +1100[diff] [blame]104 enum powerpc_oprofile_type oprofile_type;
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]105
Michael Neulinge78dbc82006-06-08 14:42:34 +1000[diff] [blame]106 /* Bit locations inside the mmcra change */
107 unsigned long oprofile_mmcra_sihv;
108 unsigned long oprofile_mmcra_sipr;
109
110 /* Bits to clear during an oprofile exception */
111 unsigned long oprofile_mmcra_clear;
112
Paul Mackerras80f15dc2006-01-14 10:11:39 +1100[diff] [blame]113 /* Name of processor class, for the ELF AT_PLATFORM entry */
114 char *platform;
Benjamin Herrenschmidt47c0bd12007-12-21 15:39:21 +1100[diff] [blame]115
116 /* Processor specific machine check handling. Return negative
117 * if the error is fatal, 1 if it was fully recovered and 0 to
118 * pass up (not CPU originated) */
119 int (*machine_check)(struct pt_regs *regs);
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]120};
121
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]122extern struct cpu_spec *cur_cpu_spec;
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]123
Benjamin Herrenschmidt42c4aaa2006-10-24 16:42:40 +1000[diff] [blame]124extern unsigned int __start___ftr_fixup, __stop___ftr_fixup;
125
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]126extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr);
Benjamin Herrenschmidt0909c8c2006-10-20 11:47:18 +1000[diff] [blame]127extern void do_feature_fixups(unsigned long value, void *fixup_start,
128 void *fixup_end);
Paul Mackerras9b6b5632005-10-06 12:06:20 +1000[diff] [blame]129
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]130#endif /* __ASSEMBLY__ */
131
132/* CPU kernel features */
133
134/* Retain the 32b definitions all use bottom half of word */
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]135#define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x0000000000000001)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]136#define CPU_FTR_L2CR ASM_CONST(0x0000000000000002)
137#define CPU_FTR_SPEC7450 ASM_CONST(0x0000000000000004)
138#define CPU_FTR_ALTIVEC ASM_CONST(0x0000000000000008)
139#define CPU_FTR_TAU ASM_CONST(0x0000000000000010)
140#define CPU_FTR_CAN_DOZE ASM_CONST(0x0000000000000020)
141#define CPU_FTR_USE_TB ASM_CONST(0x0000000000000040)
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]142#define CPU_FTR_L2CSR ASM_CONST(0x0000000000000080)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]143#define CPU_FTR_601 ASM_CONST(0x0000000000000100)
144#define CPU_FTR_HPTE_TABLE ASM_CONST(0x0000000000000200)
145#define CPU_FTR_CAN_NAP ASM_CONST(0x0000000000000400)
146#define CPU_FTR_L3CR ASM_CONST(0x0000000000000800)
147#define CPU_FTR_L3_DISABLE_NAP ASM_CONST(0x0000000000001000)
148#define CPU_FTR_NAP_DISABLE_L2_PR ASM_CONST(0x0000000000002000)
149#define CPU_FTR_DUAL_PLL_750FX ASM_CONST(0x0000000000004000)
150#define CPU_FTR_NO_DPM ASM_CONST(0x0000000000008000)
151#define CPU_FTR_HAS_HIGH_BATS ASM_CONST(0x0000000000010000)
152#define CPU_FTR_NEED_COHERENT ASM_CONST(0x0000000000020000)
153#define CPU_FTR_NO_BTIC ASM_CONST(0x0000000000040000)
154#define CPU_FTR_BIG_PHYS ASM_CONST(0x0000000000080000)
Michael Ellerman3d159102006-03-21 20:45:58 +1100[diff] [blame]155#define CPU_FTR_NODSISRALIGN ASM_CONST(0x0000000000100000)
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]156#define CPU_FTR_PPC_LE ASM_CONST(0x0000000000200000)
157#define CPU_FTR_REAL_LE ASM_CONST(0x0000000000400000)
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]158#define CPU_FTR_FPU_UNAVAILABLE ASM_CONST(0x0000000000800000)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]159#define CPU_FTR_UNIFIED_ID_CACHE ASM_CONST(0x0000000001000000)
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]160#define CPU_FTR_SPE ASM_CONST(0x0000000002000000)
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]161#define CPU_FTR_NEED_PAIRED_STWCX ASM_CONST(0x0000000004000000)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]162#define CPU_FTR_LWSYNC ASM_CONST(0x0000000008000000)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]163
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]164/*
165 * Add the 64-bit processor unique features in the top half of the word;
166 * on 32-bit, make the names available but defined to be 0.
167 */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]168#ifdef __powerpc64__
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]169#define LONG_ASM_CONST(x) ASM_CONST(x)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]170#else
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]171#define LONG_ASM_CONST(x) 0
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]172#endif
173
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]174#define CPU_FTR_SLB LONG_ASM_CONST(0x0000000100000000)
175#define CPU_FTR_16M_PAGE LONG_ASM_CONST(0x0000000200000000)
176#define CPU_FTR_TLBIEL LONG_ASM_CONST(0x0000000400000000)
177#define CPU_FTR_NOEXECUTE LONG_ASM_CONST(0x0000000800000000)
178#define CPU_FTR_IABR LONG_ASM_CONST(0x0000002000000000)
179#define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000004000000000)
180#define CPU_FTR_CTRL LONG_ASM_CONST(0x0000008000000000)
181#define CPU_FTR_SMT LONG_ASM_CONST(0x0000010000000000)
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]182#define CPU_FTR_LOCKLESS_TLBIE LONG_ASM_CONST(0x0000040000000000)
183#define CPU_FTR_CI_LARGE_PAGE LONG_ASM_CONST(0x0000100000000000)
184#define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000200000000000)
185#define CPU_FTR_PURR LONG_ASM_CONST(0x0000400000000000)
Benjamin Herrenschmidt859deea2006-10-20 14:37:05 +1000[diff] [blame]186#define CPU_FTR_CELL_TB_BUG LONG_ASM_CONST(0x0000800000000000)
Paul Mackerras974a76f2006-11-10 20:38:53 +1100[diff] [blame]187#define CPU_FTR_SPURR LONG_ASM_CONST(0x0001000000000000)
Anton Blanchard4c1985572006-12-08 17:46:58 +1100[diff] [blame]188#define CPU_FTR_DSCR LONG_ASM_CONST(0x0002000000000000)
Paul Mackerras1189be62007-10-11 20:37:10 +1000[diff] [blame]189#define CPU_FTR_1T_SEGMENT LONG_ASM_CONST(0x0004000000000000)
Olof Johanssonf66bce52007-10-16 00:58:59 +1000[diff] [blame]190#define CPU_FTR_NO_SLBIE_B LONG_ASM_CONST(0x0008000000000000)
Michael Neulingb962ce92008-06-25 14:07:18 +1000[diff] [blame]191#define CPU_FTR_VSX LONG_ASM_CONST(0x0010000000000000)
Dave Kleikamp37907042008-07-08 00:28:53 +1000[diff] [blame]192#define CPU_FTR_SAO LONG_ASM_CONST(0x0020000000000000)
Paul Mackerras3965f8c2006-06-28 13:50:39 +1000[diff] [blame]193
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]194#ifndef __ASSEMBLY__
195
Stephen Rothwell04704662006-11-30 11:46:22 +1100[diff] [blame]196#define CPU_FTR_PPCAS_ARCH_V2 (CPU_FTR_SLB | \
197 CPU_FTR_TLBIEL | CPU_FTR_NOEXECUTE | \
198 CPU_FTR_NODSISRALIGN | CPU_FTR_16M_PAGE)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]199
200/* We only set the altivec features if the kernel was compiled with altivec
201 * support
202 */
203#ifdef CONFIG_ALTIVEC
204#define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC
205#define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
206#else
207#define CPU_FTR_ALTIVEC_COMP 0
208#define PPC_FEATURE_HAS_ALTIVEC_COMP 0
209#endif
210
Michael Neulingb962ce92008-06-25 14:07:18 +1000[diff] [blame]211/* We only set the VSX features if the kernel was compiled with VSX
212 * support
213 */
214#ifdef CONFIG_VSX
215#define CPU_FTR_VSX_COMP CPU_FTR_VSX
216#define PPC_FEATURE_HAS_VSX_COMP PPC_FEATURE_HAS_VSX
217#else
218#define CPU_FTR_VSX_COMP 0
219#define PPC_FEATURE_HAS_VSX_COMP 0
220#endif
221
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]222/* We only set the spe features if the kernel was compiled with spe
223 * support
224 */
225#ifdef CONFIG_SPE
226#define CPU_FTR_SPE_COMP CPU_FTR_SPE
227#define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE
228#define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE
229#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE
230#else
231#define CPU_FTR_SPE_COMP 0
232#define PPC_FEATURE_HAS_SPE_COMP 0
233#define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0
234#define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0
235#endif
236
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]237/* We need to mark all pages as being coherent if we're SMP or we have a
238 * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II
239 * require it for PCI "streaming/prefetch" to work properly.
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]240 */
Kumar Gala1775dbb2006-02-22 09:46:02 -0600[diff] [blame]241#if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]242 || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]243#define CPU_FTR_COMMON CPU_FTR_NEED_COHERENT
244#else
245#define CPU_FTR_COMMON 0
246#endif
247
248/* The powersave features NAP & DOZE seems to confuse BDI when
249 debugging. So if a BDI is used, disable theses
250 */
251#ifndef CONFIG_BDI_SWITCH
252#define CPU_FTR_MAYBE_CAN_DOZE CPU_FTR_CAN_DOZE
253#define CPU_FTR_MAYBE_CAN_NAP CPU_FTR_CAN_NAP
254#else
255#define CPU_FTR_MAYBE_CAN_DOZE 0
256#define CPU_FTR_MAYBE_CAN_NAP 0
257#endif
258
259#define CLASSIC_PPC (!defined(CONFIG_8xx) && !defined(CONFIG_4xx) && \
260 !defined(CONFIG_POWER3) && !defined(CONFIG_POWER4) && \
261 !defined(CONFIG_BOOKE))
262
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]263#define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | CPU_FTR_HPTE_TABLE | \
264 CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE)
265#define CPU_FTRS_603 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]266 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]267 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]268#define CPU_FTRS_604 (CPU_FTR_COMMON | \
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]269 CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]270#define CPU_FTRS_740_NOTAU (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]271 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]272 CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]273#define CPU_FTRS_740 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]274 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]275 CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
276 CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]277#define CPU_FTRS_750 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]278 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]279 CPU_FTR_TAU | CPU_FTR_HPTE_TABLE | CPU_FTR_MAYBE_CAN_NAP | \
280 CPU_FTR_PPC_LE)
Josh Boyerb6f41cc2007-07-03 02:06:53 +1000[diff] [blame]281#define CPU_FTRS_750CL (CPU_FTRS_750 | CPU_FTR_HAS_HIGH_BATS)
282#define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM)
283#define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM)
284#define CPU_FTRS_750FX (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | \
285 CPU_FTR_HAS_HIGH_BATS)
286#define CPU_FTRS_750GX (CPU_FTRS_750FX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]287#define CPU_FTRS_7400_NOTAU (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]288 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
289 CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]290 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]291#define CPU_FTRS_7400 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]292 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \
293 CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | CPU_FTR_HPTE_TABLE | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]294 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]295#define CPU_FTRS_7450_20 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]296 CPU_FTR_USE_TB | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
297 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]298 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]299#define CPU_FTRS_7450_21 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]300 CPU_FTR_USE_TB | \
301 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
302 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
303 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]304 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]305#define CPU_FTRS_7450_23 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]306 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]307 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
308 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]309 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]310#define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]311 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]312 CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \
313 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | CPU_FTR_HAS_HIGH_BATS | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]314 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]315#define CPU_FTRS_7455_20 (CPU_FTR_COMMON | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]316 CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]317 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
318 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
319 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]320 CPU_FTR_NEED_COHERENT | CPU_FTR_HAS_HIGH_BATS | CPU_FTR_PPC_LE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]321#define CPU_FTRS_7455 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]322 CPU_FTR_USE_TB | \
323 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
324 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
325 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]326 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]327#define CPU_FTRS_7447_10 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]328 CPU_FTR_USE_TB | \
329 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
330 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
331 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]332 CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \
333 CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]334#define CPU_FTRS_7447 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]335 CPU_FTR_USE_TB | \
336 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
337 CPU_FTR_L3CR | CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
338 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]339 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]340#define CPU_FTRS_7447A (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]341 CPU_FTR_USE_TB | \
342 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
343 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
344 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]345 CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]346#define CPU_FTRS_7448 (CPU_FTR_COMMON | \
James.Yang3d372542007-05-02 16:34:43 -0500[diff] [blame]347 CPU_FTR_USE_TB | \
348 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \
349 CPU_FTR_HPTE_TABLE | CPU_FTR_SPEC7450 | \
350 CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_HAS_HIGH_BATS | \
Becky Bruceb64f87c2007-11-10 09:17:49 +1100[diff] [blame]351 CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]352#define CPU_FTRS_82XX (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]353 CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB)
Scott Wood11af1192007-09-14 15:32:14 -0500[diff] [blame]354#define CPU_FTRS_G2_LE (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]355 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]356#define CPU_FTRS_E300 (CPU_FTR_MAYBE_CAN_DOZE | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]357 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
358 CPU_FTR_COMMON)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]359#define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]360 CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_HAS_HIGH_BATS | \
361 CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]362#define CPU_FTRS_CLASSIC32 (CPU_FTR_COMMON | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]363 CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]364#define CPU_FTRS_8XX (CPU_FTR_USE_TB)
365#define CPU_FTRS_40X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
366#define CPU_FTRS_44X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN)
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]367#define CPU_FTRS_E200 (CPU_FTR_USE_TB | CPU_FTR_SPE_COMP | \
368 CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \
369 CPU_FTR_UNIFIED_ID_CACHE)
Kumar Galafc4033b2008-06-18 16:26:52 -0500[diff] [blame]370#define CPU_FTRS_E500 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
371 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN)
372#define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
373 CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | \
Kumar Gala5e14d212007-09-13 01:44:20 -0500[diff] [blame]374 CPU_FTR_NODSISRALIGN)
Kumar Galafc4033b2008-06-18 16:26:52 -0500[diff] [blame]375#define CPU_FTRS_E500MC (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \
Kumar Galaaba11fc2008-06-19 09:40:31 -0500[diff] [blame]376 CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_BIG_PHYS | CPU_FTR_NODSISRALIGN | \
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]377 CPU_FTR_L2CSR | CPU_FTR_LWSYNC)
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]378#define CPU_FTRS_GENERIC_32 (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN)
Michael Ellerman0b8e2e12006-11-23 00:46:46 +0100[diff] [blame]379
380/* 64-bit CPUs */
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]381#define CPU_FTRS_POWER3 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Paul Mackerrasfab5db92006-06-07 16:14:40 +1000[diff] [blame]382 CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | CPU_FTR_PPC_LE)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]383#define CPU_FTRS_RS64 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]384 CPU_FTR_HPTE_TABLE | CPU_FTR_IABR | \
385 CPU_FTR_MMCRA | CPU_FTR_CTRL)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]386#define CPU_FTRS_POWER4 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]387 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
388 CPU_FTR_MMCRA)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]389#define CPU_FTRS_PPC970 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]390 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]391 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]392#define CPU_FTRS_POWER5 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]393 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]394 CPU_FTR_MMCRA | CPU_FTR_SMT | \
395 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
Michael Neulinge78dbc82006-06-08 14:42:34 +1000[diff] [blame]396 CPU_FTR_PURR)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]397#define CPU_FTRS_POWER6 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]398 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]399 CPU_FTR_MMCRA | CPU_FTR_SMT | \
400 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
Anton Blanchard4c1985572006-12-08 17:46:58 +1100[diff] [blame]401 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
402 CPU_FTR_DSCR)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]403#define CPU_FTRS_POWER7 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame]404 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
405 CPU_FTR_MMCRA | CPU_FTR_SMT | \
406 CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE | \
407 CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \
Dave Kleikamp37907042008-07-08 00:28:53 +1000[diff] [blame]408 CPU_FTR_DSCR | CPU_FTR_SAO)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]409#define CPU_FTRS_CELL (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johansson00243002006-09-06 14:35:19 -0500[diff] [blame]410 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]411 CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \
Benjamin Herrenschmidt859deea2006-10-20 14:37:05 +1000[diff] [blame]412 CPU_FTR_PAUSE_ZERO | CPU_FTR_CI_LARGE_PAGE | CPU_FTR_CELL_TB_BUG)
Kumar Gala2d1b2022008-07-02 01:16:40 +1000[diff] [blame]413#define CPU_FTRS_PA6T (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \
Olof Johanssonb3ebd1d2006-09-06 14:35:57 -0500[diff] [blame]414 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2 | \
415 CPU_FTR_ALTIVEC_COMP | CPU_FTR_CI_LARGE_PAGE | \
Olof Johanssonf66bce52007-10-16 00:58:59 +1000[diff] [blame]416 CPU_FTR_PURR | CPU_FTR_REAL_LE | CPU_FTR_NO_SLBIE_B)
David Gibson4508dc22007-06-13 14:52:57 +1000[diff] [blame]417#define CPU_FTRS_COMPATIBLE (CPU_FTR_USE_TB | \
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]418 CPU_FTR_HPTE_TABLE | CPU_FTR_PPCAS_ARCH_V2)
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]419
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]420#ifdef __powerpc64__
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]421#define CPU_FTRS_POSSIBLE \
422 (CPU_FTRS_POWER3 | CPU_FTRS_RS64 | CPU_FTRS_POWER4 | \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]423 CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | CPU_FTRS_POWER6 | \
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame]424 CPU_FTRS_POWER7 | CPU_FTRS_CELL | CPU_FTRS_PA6T | \
Michael Neulingb962ce92008-06-25 14:07:18 +1000[diff] [blame]425 CPU_FTR_1T_SEGMENT | CPU_FTR_VSX)
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]426#else
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]427enum {
428 CPU_FTRS_POSSIBLE =
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]429#if CLASSIC_PPC
430 CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU |
431 CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 |
432 CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX |
433 CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 |
434 CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 |
435 CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 |
436 CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX |
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]437 CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 |
438 CPU_FTRS_CLASSIC32 |
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]439#else
440 CPU_FTRS_GENERIC_32 |
441#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]442#ifdef CONFIG_8xx
443 CPU_FTRS_8XX |
444#endif
445#ifdef CONFIG_40x
446 CPU_FTRS_40X |
447#endif
448#ifdef CONFIG_44x
449 CPU_FTRS_44X |
450#endif
451#ifdef CONFIG_E200
452 CPU_FTRS_E200 |
453#endif
454#ifdef CONFIG_E500
Kumar Gala3dfa8772008-06-16 09:41:32 -0500[diff] [blame]455 CPU_FTRS_E500 | CPU_FTRS_E500_2 | CPU_FTRS_E500MC |
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]456#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]457 0,
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]458};
459#endif /* __powerpc64__ */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]460
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]461#ifdef __powerpc64__
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]462#define CPU_FTRS_ALWAYS \
463 (CPU_FTRS_POWER3 & CPU_FTRS_RS64 & CPU_FTRS_POWER4 & \
Anton Blanchard03054d52006-04-29 09:51:06 +1000[diff] [blame]464 CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & CPU_FTRS_POWER6 & \
Michael Neulinge952e6c2008-06-18 10:47:26 +1000[diff] [blame]465 CPU_FTRS_POWER7 & CPU_FTRS_CELL & CPU_FTRS_PA6T & CPU_FTRS_POSSIBLE)
Anton Blanchard2406f602005-12-13 07:45:33 +1100[diff] [blame]466#else
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]467enum {
468 CPU_FTRS_ALWAYS =
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]469#if CLASSIC_PPC
470 CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU &
471 CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 &
472 CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX &
473 CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 &
474 CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 &
475 CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 &
476 CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX &
Kim Phillipsaa42c692006-12-08 02:43:30 -0600[diff] [blame]477 CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 &
478 CPU_FTRS_CLASSIC32 &
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]479#else
480 CPU_FTRS_GENERIC_32 &
481#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]482#ifdef CONFIG_8xx
483 CPU_FTRS_8XX &
484#endif
485#ifdef CONFIG_40x
486 CPU_FTRS_40X &
487#endif
488#ifdef CONFIG_44x
489 CPU_FTRS_44X &
490#endif
491#ifdef CONFIG_E200
492 CPU_FTRS_E200 &
493#endif
494#ifdef CONFIG_E500
Kumar Gala3dfa8772008-06-16 09:41:32 -0500[diff] [blame]495 CPU_FTRS_E500 & CPU_FTRS_E500_2 & CPU_FTRS_E500MC &
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]496#endif
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]497 CPU_FTRS_POSSIBLE,
498};
Stephen Rothwell7c929432006-03-23 17:36:59 +1100[diff] [blame]499#endif /* __powerpc64__ */
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]500
501static inline int cpu_has_feature(unsigned long feature)
502{
503 return (CPU_FTRS_ALWAYS & feature) ||
504 (CPU_FTRS_POSSIBLE
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]505 & cur_cpu_spec->cpu_features
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]506 & feature);
507}
508
509#endif /* !__ASSEMBLY__ */
510
Kumar Gala10b35d92005-09-23 14:08:58 -0500[diff] [blame]511#endif /* __KERNEL__ */
512#endif /* __ASM_POWERPC_CPUTABLE_H */