blob: d8387437ec5aa8c49258d9ab9f3bbeca2b6bd189 [file] [log] [blame]
Catalin Marinas33f663f2010-03-24 16:46:52 +01001/*
2 * arch/arm/include/asm/outercache.h
3 *
4 * Copyright (C) 2010 ARM Ltd.
5 * Written by Catalin Marinas <catalin.marinas@arm.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20
21#ifndef __ASM_OUTERCACHE_H
22#define __ASM_OUTERCACHE_H
23
Will Deaconad6b9c92011-02-15 12:41:49 +010024#include <linux/types.h>
25
Catalin Marinas33f663f2010-03-24 16:46:52 +010026struct outer_cache_fns {
27 void (*inv_range)(unsigned long, unsigned long);
28 void (*clean_range)(unsigned long, unsigned long);
29 void (*flush_range)(unsigned long, unsigned long);
Thomas Gleixnerae360a72010-07-31 21:06:06 +053030 void (*flush_all)(void);
31 void (*inv_all)(void);
32 void (*disable)(void);
Catalin Marinas319f5512010-03-24 16:47:53 +010033#ifdef CONFIG_OUTER_CACHE_SYNC
34 void (*sync)(void);
35#endif
Santosh Shilimkar2839e062011-03-08 06:59:54 +010036 void (*set_debug)(unsigned long);
Catalin Marinas33f663f2010-03-24 16:46:52 +010037};
38
39#ifdef CONFIG_OUTER_CACHE
40
41extern struct outer_cache_fns outer_cache;
42
Will Deaconad6b9c92011-02-15 12:41:49 +010043static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010044{
45 if (outer_cache.inv_range)
46 outer_cache.inv_range(start, end);
47}
Will Deaconad6b9c92011-02-15 12:41:49 +010048static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010049{
50 if (outer_cache.clean_range)
51 outer_cache.clean_range(start, end);
52}
Will Deaconad6b9c92011-02-15 12:41:49 +010053static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010054{
55 if (outer_cache.flush_range)
56 outer_cache.flush_range(start, end);
57}
58
Thomas Gleixnerae360a72010-07-31 21:06:06 +053059static inline void outer_flush_all(void)
60{
61 if (outer_cache.flush_all)
62 outer_cache.flush_all();
63}
64
65static inline void outer_inv_all(void)
66{
67 if (outer_cache.inv_all)
68 outer_cache.inv_all();
69}
70
71static inline void outer_disable(void)
72{
73 if (outer_cache.disable)
74 outer_cache.disable();
75}
76
Catalin Marinas33f663f2010-03-24 16:46:52 +010077#else
78
Will Deaconad6b9c92011-02-15 12:41:49 +010079static inline void outer_inv_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010080{ }
Will Deaconad6b9c92011-02-15 12:41:49 +010081static inline void outer_clean_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010082{ }
Will Deaconad6b9c92011-02-15 12:41:49 +010083static inline void outer_flush_range(phys_addr_t start, phys_addr_t end)
Catalin Marinas33f663f2010-03-24 16:46:52 +010084{ }
Thomas Gleixnerae360a72010-07-31 21:06:06 +053085static inline void outer_flush_all(void) { }
86static inline void outer_inv_all(void) { }
87static inline void outer_disable(void) { }
Catalin Marinas33f663f2010-03-24 16:46:52 +010088
89#endif
90
Catalin Marinas319f5512010-03-24 16:47:53 +010091#ifdef CONFIG_OUTER_CACHE_SYNC
92static inline void outer_sync(void)
93{
94 if (outer_cache.sync)
95 outer_cache.sync();
96}
97#else
98static inline void outer_sync(void)
99{ }
100#endif
101
Catalin Marinas33f663f2010-03-24 16:46:52 +0100102#endif /* __ASM_OUTERCACHE_H */