blob: e6d4d1695e256cdccce5a74d1b87edc8e99b8542 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/asm-alpha/cache.h
3 */
4#ifndef __ARCH_ALPHA_CACHE_H
5#define __ARCH_ALPHA_CACHE_H
6
7#include <linux/config.h>
8
9/* Bytes per L1 (data) cache line. */
10#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EV6)
11# define L1_CACHE_BYTES 64
12# define L1_CACHE_SHIFT 6
13#else
14/* Both EV4 and EV5 are write-through, read-allocate,
15 direct-mapped, physical.
16*/
17# define L1_CACHE_BYTES 32
18# define L1_CACHE_SHIFT 5
19#endif
20
21#define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
22#define SMP_CACHE_BYTES L1_CACHE_BYTES
Linus Torvalds1da177e2005-04-16 15:20:36 -070023
24#endif