blob: 5e8afc87698095710ed661bccc188fe07b94b1b9 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
Jeff Garzikaf36d7f2005-08-28 20:18:39 -04002 * ata_piix.c - Intel PATA/SATA controllers
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 *
9 * Copyright 2003-2005 Red Hat Inc
10 * Copyright 2003-2005 Jeff Garzik
11 *
12 *
13 * Copyright header from piix.c:
14 *
15 * Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
16 * Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
17 * Copyright (C) 2003 Red Hat Inc <alan@redhat.com>
18 *
19 *
20 * This program is free software; you can redistribute it and/or modify
21 * it under the terms of the GNU General Public License as published by
22 * the Free Software Foundation; either version 2, or (at your option)
23 * any later version.
24 *
25 * This program is distributed in the hope that it will be useful,
26 * but WITHOUT ANY WARRANTY; without even the implied warranty of
27 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 * GNU General Public License for more details.
29 *
30 * You should have received a copy of the GNU General Public License
31 * along with this program; see the file COPYING. If not, write to
32 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
33 *
34 *
35 * libata documentation is available via 'make {ps|pdf}docs',
36 * as Documentation/DocBook/libata.*
37 *
38 * Hardware documentation available at http://developer.intel.com/
39 *
Alan Coxd96212e2005-12-08 19:19:50 +000040 * Documentation
41 * Publically available from Intel web site. Errata documentation
42 * is also publically available. As an aide to anyone hacking on this
43 * driver the list of errata that are relevant is below.going back to
44 * PIIX4. Older device documentation is now a bit tricky to find.
45 *
46 * The chipsets all follow very much the same design. The orginal Triton
47 * series chipsets do _not_ support independant device timings, but this
48 * is fixed in Triton II. With the odd mobile exception the chips then
49 * change little except in gaining more modes until SATA arrives. This
50 * driver supports only the chips with independant timing (that is those
51 * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix
52 * for the early chip drivers.
53 *
54 * Errata of note:
55 *
56 * Unfixable
57 * PIIX4 errata #9 - Only on ultra obscure hw
58 * ICH3 errata #13 - Not observed to affect real hw
59 * by Intel
60 *
61 * Things we must deal with
62 * PIIX4 errata #10 - BM IDE hang with non UDMA
63 * (must stop/start dma to recover)
64 * 440MX errata #15 - As PIIX4 errata #10
65 * PIIX4 errata #15 - Must not read control registers
66 * during a PIO transfer
67 * 440MX errata #13 - As PIIX4 errata #15
68 * ICH2 errata #21 - DMA mode 0 doesn't work right
69 * ICH0/1 errata #55 - As ICH2 errata #21
70 * ICH2 spec c #9 - Extra operations needed to handle
71 * drive hotswap [NOT YET SUPPORTED]
72 * ICH2 spec c #20 - IDE PRD must not cross a 64K boundary
73 * and must be dword aligned
74 * ICH2 spec c #24 - UDMA mode 4,5 t85/86 should be 6ns not 3.3
75 *
76 * Should have been BIOS fixed:
77 * 450NX: errata #19 - DMA hangs on old 450NX
78 * 450NX: errata #20 - DMA hangs on old 450NX
79 * 450NX: errata #25 - Corruption with DMA on old 450NX
80 * ICH3 errata #15 - IDE deadlock under high load
81 * (BIOS must set dev 31 fn 0 bit 23)
82 * ICH3 errata #18 - Don't use native mode
Linus Torvalds1da177e2005-04-16 15:20:36 -070083 */
84
85#include <linux/kernel.h>
86#include <linux/module.h>
87#include <linux/pci.h>
88#include <linux/init.h>
89#include <linux/blkdev.h>
90#include <linux/delay.h>
Jeff Garzik6248e642005-10-30 06:42:18 -050091#include <linux/device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070092#include <scsi/scsi_host.h>
93#include <linux/libata.h>
94
95#define DRV_NAME "ata_piix"
Jeff Garzik8676ce02006-06-26 20:41:33 -040096#define DRV_VERSION "2.00"
Linus Torvalds1da177e2005-04-16 15:20:36 -070097
98enum {
99 PIIX_IOCFG = 0x54, /* IDE I/O configuration register */
100 ICH5_PMR = 0x90, /* port mapping register */
101 ICH5_PCS = 0x92, /* port control and status */
Greg Felix7b6dbd62005-07-28 15:54:15 -0400102 PIIX_SCC = 0x0A, /* sub-class code register */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700103
Tejun Heo219e6212006-03-05 14:28:51 +0900104 PIIX_FLAG_IGNORE_PCS = (1 << 25), /* ignore PCS present bits */
Tejun Heod4358042006-03-01 01:25:39 +0900105 PIIX_FLAG_SCR = (1 << 26), /* SCR available */
Tejun Heoff0fc142005-12-18 17:17:07 +0900106 PIIX_FLAG_AHCI = (1 << 27), /* AHCI possible */
107 PIIX_FLAG_CHECKINTR = (1 << 28), /* make sure PCI INTx enabled */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108
109 /* combined mode. if set, PATA is channel 0.
110 * if clear, PATA is channel 1.
111 */
Hannes Reinecke6a690df2005-06-28 17:30:38 -0700112 PIIX_PORT_ENABLED = (1 << 0),
113 PIIX_PORT_PRESENT = (1 << 4),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700114
115 PIIX_80C_PRI = (1 << 5) | (1 << 4),
116 PIIX_80C_SEC = (1 << 7) | (1 << 6),
117
Tejun Heo1d076e52006-03-01 01:25:39 +0900118 /* controller IDs */
119 piix4_pata = 0,
120 ich5_pata = 1,
121 ich5_sata = 2,
122 esb_sata = 3,
123 ich6_sata = 4,
124 ich6_sata_ahci = 5,
125 ich6m_sata_ahci = 6,
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400126 ich8_sata_ahci = 7,
Greg Felix7b6dbd62005-07-28 15:54:15 -0400127
Tejun Heod33f58b2006-03-01 01:25:39 +0900128 /* constants for mapping table */
129 P0 = 0, /* port 0 */
130 P1 = 1, /* port 1 */
131 P2 = 2, /* port 2 */
132 P3 = 3, /* port 3 */
133 IDE = -1, /* IDE */
134 NA = -2, /* not avaliable */
135 RV = -3, /* reserved */
136
Greg Felix7b6dbd62005-07-28 15:54:15 -0400137 PIIX_AHCI_DEVICE = 6,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700138};
139
Tejun Heod33f58b2006-03-01 01:25:39 +0900140struct piix_map_db {
141 const u32 mask;
Jeff Garzik73291a12006-07-11 13:11:17 -0400142 const u16 port_enable;
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400143 const int present_shift;
Tejun Heod33f58b2006-03-01 01:25:39 +0900144 const int map[][4];
145};
146
Tejun Heod96715c2006-06-29 01:58:28 +0900147struct piix_host_priv {
148 const int *map;
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400149 const struct piix_map_db *map_db;
Tejun Heod96715c2006-06-29 01:58:28 +0900150};
151
Linus Torvalds1da177e2005-04-16 15:20:36 -0700152static int piix_init_one (struct pci_dev *pdev,
153 const struct pci_device_id *ent);
Tejun Heod96715c2006-06-29 01:58:28 +0900154static void piix_host_stop(struct ata_host_set *host_set);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700155static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev);
156static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev);
Tejun Heoccc46722006-05-31 18:28:14 +0900157static void piix_pata_error_handler(struct ata_port *ap);
158static void piix_sata_error_handler(struct ata_port *ap);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700159
160static unsigned int in_module_init = 1;
161
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500162static const struct pci_device_id piix_pci_tbl[] = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700163#ifdef ATA_ENABLE_PATA
164 { 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix4_pata },
165 { 0x8086, 0x24db, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
166 { 0x8086, 0x25a2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
Thomas Glanzmannb74ba222006-05-12 10:00:41 +0200167 { 0x8086, 0x27df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_pata },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700168#endif
169
170 /* NOTE: The following PCI ids must be kept in sync with the
171 * list in drivers/pci/quirks.c.
172 */
173
Tejun Heo1d076e52006-03-01 01:25:39 +0900174 /* 82801EB (ICH5) */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700175 { 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
Tejun Heo1d076e52006-03-01 01:25:39 +0900176 /* 82801EB (ICH5) */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177 { 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
Tejun Heo1d076e52006-03-01 01:25:39 +0900178 /* 6300ESB (ICH5 variant with broken PCS present bits) */
179 { 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
180 /* 6300ESB pretending RAID */
181 { 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, esb_sata },
182 /* 82801FB/FW (ICH6/ICH6W) */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700183 { 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
Tejun Heo1d076e52006-03-01 01:25:39 +0900184 /* 82801FR/FRW (ICH6R/ICH6RW) */
Jeff Garzik1c24a412005-11-14 18:20:23 -0500185 { 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
Tejun Heo1d076e52006-03-01 01:25:39 +0900186 /* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented) */
187 { 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
188 /* 82801GB/GR/GH (ICH7, identical to ICH6) */
Jeff Garzik1c24a412005-11-14 18:20:23 -0500189 { 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
Tejun Heo1d076e52006-03-01 01:25:39 +0900190 /* 2801GBM/GHM (ICH7M, identical to ICH6M) */
191 { 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
192 /* Enterprise Southbridge 2 (where's the datasheet?) */
Jeff Garzik1c24a412005-11-14 18:20:23 -0500193 { 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
Tejun Heo1d076e52006-03-01 01:25:39 +0900194 /* SATA Controller 1 IDE (ICH8, no datasheet yet) */
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400195 { 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
Tejun Heo1d076e52006-03-01 01:25:39 +0900196 /* SATA Controller 2 IDE (ICH8, ditto) */
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400197 { 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
Tejun Heo1d076e52006-03-01 01:25:39 +0900198 /* Mobile SATA Controller IDE (ICH8M, ditto) */
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400199 { 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700200
201 { } /* terminate list */
202};
203
204static struct pci_driver piix_pci_driver = {
205 .name = DRV_NAME,
206 .id_table = piix_pci_tbl,
207 .probe = piix_init_one,
208 .remove = ata_pci_remove_one,
Jens Axboe9b847542006-01-06 09:28:07 +0100209 .suspend = ata_pci_device_suspend,
210 .resume = ata_pci_device_resume,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700211};
212
Jeff Garzik193515d2005-11-07 00:59:37 -0500213static struct scsi_host_template piix_sht = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700214 .module = THIS_MODULE,
215 .name = DRV_NAME,
216 .ioctl = ata_scsi_ioctl,
217 .queuecommand = ata_scsi_queuecmd,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700218 .can_queue = ATA_DEF_QUEUE,
219 .this_id = ATA_SHT_THIS_ID,
220 .sg_tablesize = LIBATA_MAX_PRD,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700221 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
222 .emulated = ATA_SHT_EMULATED,
223 .use_clustering = ATA_SHT_USE_CLUSTERING,
224 .proc_name = DRV_NAME,
225 .dma_boundary = ATA_DMA_BOUNDARY,
226 .slave_configure = ata_scsi_slave_config,
Tejun Heoccf68c32006-05-31 18:28:09 +0900227 .slave_destroy = ata_scsi_slave_destroy,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700228 .bios_param = ata_std_bios_param,
Jens Axboe9b847542006-01-06 09:28:07 +0100229 .resume = ata_scsi_device_resume,
230 .suspend = ata_scsi_device_suspend,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700231};
232
Jeff Garzik057ace52005-10-22 14:27:05 -0400233static const struct ata_port_operations piix_pata_ops = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700234 .port_disable = ata_port_disable,
235 .set_piomode = piix_set_piomode,
236 .set_dmamode = piix_set_dmamode,
Albert Lee89bad582006-05-26 13:49:18 +0800237 .mode_filter = ata_pci_default_filter,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700238
239 .tf_load = ata_tf_load,
240 .tf_read = ata_tf_read,
241 .check_status = ata_check_status,
242 .exec_command = ata_exec_command,
243 .dev_select = ata_std_dev_select,
244
Linus Torvalds1da177e2005-04-16 15:20:36 -0700245 .bmdma_setup = ata_bmdma_setup,
246 .bmdma_start = ata_bmdma_start,
247 .bmdma_stop = ata_bmdma_stop,
248 .bmdma_status = ata_bmdma_status,
249 .qc_prep = ata_qc_prep,
250 .qc_issue = ata_qc_issue_prot,
Albert Lee89bad582006-05-26 13:49:18 +0800251 .data_xfer = ata_pio_data_xfer,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700252
Tejun Heo3f037db2006-05-15 20:58:25 +0900253 .freeze = ata_bmdma_freeze,
254 .thaw = ata_bmdma_thaw,
Tejun Heoccc46722006-05-31 18:28:14 +0900255 .error_handler = piix_pata_error_handler,
Tejun Heo3f037db2006-05-15 20:58:25 +0900256 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700257
258 .irq_handler = ata_interrupt,
259 .irq_clear = ata_bmdma_irq_clear,
260
261 .port_start = ata_port_start,
262 .port_stop = ata_port_stop,
Tejun Heod96715c2006-06-29 01:58:28 +0900263 .host_stop = piix_host_stop,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700264};
265
Jeff Garzik057ace52005-10-22 14:27:05 -0400266static const struct ata_port_operations piix_sata_ops = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700267 .port_disable = ata_port_disable,
268
269 .tf_load = ata_tf_load,
270 .tf_read = ata_tf_read,
271 .check_status = ata_check_status,
272 .exec_command = ata_exec_command,
273 .dev_select = ata_std_dev_select,
274
Linus Torvalds1da177e2005-04-16 15:20:36 -0700275 .bmdma_setup = ata_bmdma_setup,
276 .bmdma_start = ata_bmdma_start,
277 .bmdma_stop = ata_bmdma_stop,
278 .bmdma_status = ata_bmdma_status,
279 .qc_prep = ata_qc_prep,
280 .qc_issue = ata_qc_issue_prot,
Albert Lee89bad582006-05-26 13:49:18 +0800281 .data_xfer = ata_pio_data_xfer,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700282
Tejun Heo3f037db2006-05-15 20:58:25 +0900283 .freeze = ata_bmdma_freeze,
284 .thaw = ata_bmdma_thaw,
Tejun Heoccc46722006-05-31 18:28:14 +0900285 .error_handler = piix_sata_error_handler,
Tejun Heo3f037db2006-05-15 20:58:25 +0900286 .post_internal_cmd = ata_bmdma_post_internal_cmd,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700287
288 .irq_handler = ata_interrupt,
289 .irq_clear = ata_bmdma_irq_clear,
290
291 .port_start = ata_port_start,
292 .port_stop = ata_port_stop,
Tejun Heod96715c2006-06-29 01:58:28 +0900293 .host_stop = piix_host_stop,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700294};
295
Tejun Heod96715c2006-06-29 01:58:28 +0900296static const struct piix_map_db ich5_map_db = {
Tejun Heod33f58b2006-03-01 01:25:39 +0900297 .mask = 0x7,
Jeff Garzikea35d292006-07-11 11:48:50 -0400298 .port_enable = 0x3,
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400299 .present_shift = 4,
Tejun Heod33f58b2006-03-01 01:25:39 +0900300 .map = {
301 /* PM PS SM SS MAP */
302 { P0, NA, P1, NA }, /* 000b */
303 { P1, NA, P0, NA }, /* 001b */
304 { RV, RV, RV, RV },
305 { RV, RV, RV, RV },
306 { P0, P1, IDE, IDE }, /* 100b */
307 { P1, P0, IDE, IDE }, /* 101b */
308 { IDE, IDE, P0, P1 }, /* 110b */
309 { IDE, IDE, P1, P0 }, /* 111b */
310 },
311};
312
Tejun Heod96715c2006-06-29 01:58:28 +0900313static const struct piix_map_db ich6_map_db = {
Tejun Heod33f58b2006-03-01 01:25:39 +0900314 .mask = 0x3,
Jeff Garzikea35d292006-07-11 11:48:50 -0400315 .port_enable = 0xf,
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400316 .present_shift = 4,
Tejun Heod33f58b2006-03-01 01:25:39 +0900317 .map = {
318 /* PM PS SM SS MAP */
Tejun Heo79ea24e2006-03-31 20:01:50 +0900319 { P0, P2, P1, P3 }, /* 00b */
Tejun Heod33f58b2006-03-01 01:25:39 +0900320 { IDE, IDE, P1, P3 }, /* 01b */
321 { P0, P2, IDE, IDE }, /* 10b */
322 { RV, RV, RV, RV },
323 },
324};
325
Tejun Heod96715c2006-06-29 01:58:28 +0900326static const struct piix_map_db ich6m_map_db = {
Tejun Heod33f58b2006-03-01 01:25:39 +0900327 .mask = 0x3,
Jeff Garzikea35d292006-07-11 11:48:50 -0400328 .port_enable = 0x5,
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400329 .present_shift = 4,
Tejun Heod33f58b2006-03-01 01:25:39 +0900330 .map = {
331 /* PM PS SM SS MAP */
Tejun Heo79ea24e2006-03-31 20:01:50 +0900332 { P0, P2, RV, RV }, /* 00b */
Tejun Heod33f58b2006-03-01 01:25:39 +0900333 { RV, RV, RV, RV },
334 { P0, P2, IDE, IDE }, /* 10b */
335 { RV, RV, RV, RV },
336 },
337};
338
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400339static const struct piix_map_db ich8_map_db = {
340 .mask = 0x3,
341 .port_enable = 0x3,
342 .present_shift = 8,
343 .map = {
344 /* PM PS SM SS MAP */
Jeff Garzikf5beec42006-07-11 15:28:12 -0400345 { P0, NA, P1, NA }, /* 00b (hardwired) */
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400346 { RV, RV, RV, RV },
347 { RV, RV, RV, RV }, /* 10b (never) */
348 { RV, RV, RV, RV },
349 },
350};
351
Tejun Heod96715c2006-06-29 01:58:28 +0900352static const struct piix_map_db *piix_map_db_table[] = {
353 [ich5_sata] = &ich5_map_db,
354 [esb_sata] = &ich5_map_db,
355 [ich6_sata] = &ich6_map_db,
356 [ich6_sata_ahci] = &ich6_map_db,
357 [ich6m_sata_ahci] = &ich6m_map_db,
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400358 [ich8_sata_ahci] = &ich8_map_db,
Tejun Heod96715c2006-06-29 01:58:28 +0900359};
360
Linus Torvalds1da177e2005-04-16 15:20:36 -0700361static struct ata_port_info piix_port_info[] = {
Tejun Heo1d076e52006-03-01 01:25:39 +0900362 /* piix4_pata */
363 {
364 .sht = &piix_sht,
365 .host_flags = ATA_FLAG_SLAVE_POSS,
366 .pio_mask = 0x1f, /* pio0-4 */
367#if 0
368 .mwdma_mask = 0x06, /* mwdma1-2 */
369#else
370 .mwdma_mask = 0x00, /* mwdma broken */
371#endif
372 .udma_mask = ATA_UDMA_MASK_40C,
373 .port_ops = &piix_pata_ops,
374 },
375
Linus Torvalds1da177e2005-04-16 15:20:36 -0700376 /* ich5_pata */
377 {
378 .sht = &piix_sht,
Tejun Heo573db6b2006-02-15 15:01:42 +0900379 .host_flags = ATA_FLAG_SLAVE_POSS | PIIX_FLAG_CHECKINTR,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700380 .pio_mask = 0x1f, /* pio0-4 */
381#if 0
382 .mwdma_mask = 0x06, /* mwdma1-2 */
383#else
384 .mwdma_mask = 0x00, /* mwdma broken */
385#endif
386 .udma_mask = 0x3f, /* udma0-5 */
387 .port_ops = &piix_pata_ops,
388 },
389
390 /* ich5_sata */
391 {
392 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400393 .host_flags = ATA_FLAG_SATA | PIIX_FLAG_CHECKINTR,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700394 .pio_mask = 0x1f, /* pio0-4 */
395 .mwdma_mask = 0x07, /* mwdma0-2 */
396 .udma_mask = 0x7f, /* udma0-6 */
397 .port_ops = &piix_sata_ops,
398 },
399
Tejun Heo1d076e52006-03-01 01:25:39 +0900400 /* i6300esb_sata */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700401 {
402 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400403 .host_flags = ATA_FLAG_SATA |
Tejun Heo219e6212006-03-05 14:28:51 +0900404 PIIX_FLAG_CHECKINTR | PIIX_FLAG_IGNORE_PCS,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700405 .pio_mask = 0x1f, /* pio0-4 */
Tejun Heo1d076e52006-03-01 01:25:39 +0900406 .mwdma_mask = 0x07, /* mwdma0-2 */
407 .udma_mask = 0x7f, /* udma0-6 */
408 .port_ops = &piix_sata_ops,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700409 },
410
411 /* ich6_sata */
412 {
413 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400414 .host_flags = ATA_FLAG_SATA |
Tejun Heod33f58b2006-03-01 01:25:39 +0900415 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700416 .pio_mask = 0x1f, /* pio0-4 */
417 .mwdma_mask = 0x07, /* mwdma0-2 */
418 .udma_mask = 0x7f, /* udma0-6 */
419 .port_ops = &piix_sata_ops,
420 },
421
Jeff Garzik1c24a412005-11-14 18:20:23 -0500422 /* ich6_sata_ahci */
Jason Gastonc368ca42005-04-16 15:24:44 -0700423 {
424 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400425 .host_flags = ATA_FLAG_SATA |
Tejun Heod33f58b2006-03-01 01:25:39 +0900426 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
427 PIIX_FLAG_AHCI,
Jason Gastonc368ca42005-04-16 15:24:44 -0700428 .pio_mask = 0x1f, /* pio0-4 */
429 .mwdma_mask = 0x07, /* mwdma0-2 */
430 .udma_mask = 0x7f, /* udma0-6 */
431 .port_ops = &piix_sata_ops,
432 },
Tejun Heo1d076e52006-03-01 01:25:39 +0900433
434 /* ich6m_sata_ahci */
435 {
436 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400437 .host_flags = ATA_FLAG_SATA |
Tejun Heod33f58b2006-03-01 01:25:39 +0900438 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
439 PIIX_FLAG_AHCI,
Tejun Heo1d076e52006-03-01 01:25:39 +0900440 .pio_mask = 0x1f, /* pio0-4 */
441 .mwdma_mask = 0x07, /* mwdma0-2 */
442 .udma_mask = 0x7f, /* udma0-6 */
443 .port_ops = &piix_sata_ops,
444 },
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400445
446 /* ich8_sata_ahci */
447 {
448 .sht = &piix_sht,
Jeff Garzik73291a12006-07-11 13:11:17 -0400449 .host_flags = ATA_FLAG_SATA |
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400450 PIIX_FLAG_CHECKINTR | PIIX_FLAG_SCR |
451 PIIX_FLAG_AHCI,
452 .pio_mask = 0x1f, /* pio0-4 */
453 .mwdma_mask = 0x07, /* mwdma0-2 */
454 .udma_mask = 0x7f, /* udma0-6 */
455 .port_ops = &piix_sata_ops,
456 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700457};
458
459static struct pci_bits piix_enable_bits[] = {
460 { 0x41U, 1U, 0x80UL, 0x80UL }, /* port 0 */
461 { 0x43U, 1U, 0x80UL, 0x80UL }, /* port 1 */
462};
463
464MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik");
465MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers");
466MODULE_LICENSE("GPL");
467MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
468MODULE_VERSION(DRV_VERSION);
469
470/**
471 * piix_pata_cbl_detect - Probe host controller cable detect info
472 * @ap: Port for which cable detect info is desired
473 *
474 * Read 80c cable indicator from ATA PCI device's PCI config
475 * register. This register is normally set by firmware (BIOS).
476 *
477 * LOCKING:
478 * None (inherited from caller).
479 */
480static void piix_pata_cbl_detect(struct ata_port *ap)
481{
482 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
483 u8 tmp, mask;
484
485 /* no 80c support in host controller? */
486 if ((ap->udma_mask & ~ATA_UDMA_MASK_40C) == 0)
487 goto cbl40;
488
489 /* check BIOS cable detect results */
490 mask = ap->hard_port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC;
491 pci_read_config_byte(pdev, PIIX_IOCFG, &tmp);
492 if ((tmp & mask) == 0)
493 goto cbl40;
494
495 ap->cbl = ATA_CBL_PATA80;
496 return;
497
498cbl40:
499 ap->cbl = ATA_CBL_PATA40;
500 ap->udma_mask &= ATA_UDMA_MASK_40C;
501}
502
503/**
Tejun Heoccc46722006-05-31 18:28:14 +0900504 * piix_pata_prereset - prereset for PATA host controller
Tejun Heo573db6b2006-02-15 15:01:42 +0900505 * @ap: Target port
Linus Torvalds1da177e2005-04-16 15:20:36 -0700506 *
Tejun Heoccc46722006-05-31 18:28:14 +0900507 * Prereset including cable detection.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700508 *
509 * LOCKING:
510 * None (inherited from caller).
511 */
Tejun Heoccc46722006-05-31 18:28:14 +0900512static int piix_pata_prereset(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700513{
514 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
515
516 if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->hard_port_no])) {
Tejun Heof15a1da2006-05-15 20:57:56 +0900517 ata_port_printk(ap, KERN_INFO, "port disabled. ignoring.\n");
Tejun Heoccc46722006-05-31 18:28:14 +0900518 ap->eh_context.i.action &= ~ATA_EH_RESET_MASK;
Tejun Heo573db6b2006-02-15 15:01:42 +0900519 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700520 }
521
Tejun Heoccc46722006-05-31 18:28:14 +0900522 piix_pata_cbl_detect(ap);
523
524 return ata_std_prereset(ap);
525}
526
527static void piix_pata_error_handler(struct ata_port *ap)
528{
529 ata_bmdma_drive_eh(ap, piix_pata_prereset, ata_std_softreset, NULL,
530 ata_std_postreset);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700531}
532
533/**
Tejun Heoccc46722006-05-31 18:28:14 +0900534 * piix_sata_prereset - prereset for SATA host controller
535 * @ap: Target port
Linus Torvalds1da177e2005-04-16 15:20:36 -0700536 *
Tejun Heod133eca2006-03-01 01:25:39 +0900537 * Reads and configures SATA PCI device's PCI config register
538 * Port Configuration and Status (PCS) to determine port and
Tejun Heoccc46722006-05-31 18:28:14 +0900539 * device availability. Return -ENODEV to skip reset if no
540 * device is present.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700541 *
542 * LOCKING:
543 * None (inherited from caller).
544 *
545 * RETURNS:
Tejun Heoccc46722006-05-31 18:28:14 +0900546 * 0 if device is present, -ENODEV otherwise.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700547 */
Tejun Heoccc46722006-05-31 18:28:14 +0900548static int piix_sata_prereset(struct ata_port *ap)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700549{
550 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
Tejun Heod96715c2006-06-29 01:58:28 +0900551 struct piix_host_priv *hpriv = ap->host_set->private_data;
552 const unsigned int *map = hpriv->map;
Tejun Heod133eca2006-03-01 01:25:39 +0900553 int base = 2 * ap->hard_port_no;
Jeff Garzikea35d292006-07-11 11:48:50 -0400554 unsigned int present = 0;
Tejun Heod133eca2006-03-01 01:25:39 +0900555 int port, i;
Jeff Garzikea35d292006-07-11 11:48:50 -0400556 u16 pcs;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700557
Jeff Garzikea35d292006-07-11 11:48:50 -0400558 pci_read_config_word(pdev, ICH5_PCS, &pcs);
Tejun Heod133eca2006-03-01 01:25:39 +0900559 DPRINTK("ata%u: ENTER, pcs=0x%x base=%d\n", ap->id, pcs, base);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700560
Tejun Heod133eca2006-03-01 01:25:39 +0900561 for (i = 0; i < 2; i++) {
562 port = map[base + i];
563 if (port < 0)
564 continue;
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400565 if ((ap->flags & PIIX_FLAG_IGNORE_PCS) ||
566 (pcs & 1 << (hpriv->map_db->present_shift + port)))
Jeff Garzikea35d292006-07-11 11:48:50 -0400567 present = 1;
Tejun Heod133eca2006-03-01 01:25:39 +0900568 }
569
Keith Owens85455dd2006-08-08 13:51:02 +1000570 DPRINTK("ata%u: LEAVE, pcs=0x%x present=0x%x\n",
571 ap->id, pcs, present);
Tejun Heod133eca2006-03-01 01:25:39 +0900572
Jeff Garzikea35d292006-07-11 11:48:50 -0400573 if (!present) {
Tejun Heof15a1da2006-05-15 20:57:56 +0900574 ata_port_printk(ap, KERN_INFO, "SATA port has no device.\n");
Tejun Heoccc46722006-05-31 18:28:14 +0900575 ap->eh_context.i.action &= ~ATA_EH_RESET_MASK;
Tejun Heoccbe6d52006-02-15 15:01:42 +0900576 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700577 }
578
Tejun Heoccc46722006-05-31 18:28:14 +0900579 return ata_std_prereset(ap);
580}
581
582static void piix_sata_error_handler(struct ata_port *ap)
583{
584 ata_bmdma_drive_eh(ap, piix_sata_prereset, ata_std_softreset, NULL,
585 ata_std_postreset);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700586}
587
588/**
589 * piix_set_piomode - Initialize host controller PATA PIO timings
590 * @ap: Port whose timings we are configuring
591 * @adev: um
Linus Torvalds1da177e2005-04-16 15:20:36 -0700592 *
593 * Set PIO mode for device, in host controller PCI config space.
594 *
595 * LOCKING:
596 * None (inherited from caller).
597 */
598
599static void piix_set_piomode (struct ata_port *ap, struct ata_device *adev)
600{
601 unsigned int pio = adev->pio_mode - XFER_PIO_0;
602 struct pci_dev *dev = to_pci_dev(ap->host_set->dev);
603 unsigned int is_slave = (adev->devno != 0);
604 unsigned int master_port= ap->hard_port_no ? 0x42 : 0x40;
605 unsigned int slave_port = 0x44;
606 u16 master_data;
607 u8 slave_data;
608
609 static const /* ISP RTC */
610 u8 timings[][2] = { { 0, 0 },
611 { 0, 0 },
612 { 1, 0 },
613 { 2, 1 },
614 { 2, 3 }, };
615
616 pci_read_config_word(dev, master_port, &master_data);
617 if (is_slave) {
618 master_data |= 0x4000;
619 /* enable PPE, IE and TIME */
620 master_data |= 0x0070;
621 pci_read_config_byte(dev, slave_port, &slave_data);
622 slave_data &= (ap->hard_port_no ? 0x0f : 0xf0);
623 slave_data |=
624 (timings[pio][0] << 2) |
625 (timings[pio][1] << (ap->hard_port_no ? 4 : 0));
626 } else {
627 master_data &= 0xccf8;
628 /* enable PPE, IE and TIME */
629 master_data |= 0x0007;
630 master_data |=
631 (timings[pio][0] << 12) |
632 (timings[pio][1] << 8);
633 }
634 pci_write_config_word(dev, master_port, master_data);
635 if (is_slave)
636 pci_write_config_byte(dev, slave_port, slave_data);
637}
638
639/**
640 * piix_set_dmamode - Initialize host controller PATA PIO timings
641 * @ap: Port whose timings we are configuring
642 * @adev: um
643 * @udma: udma mode, 0 - 6
644 *
645 * Set UDMA mode for device, in host controller PCI config space.
646 *
647 * LOCKING:
648 * None (inherited from caller).
649 */
650
651static void piix_set_dmamode (struct ata_port *ap, struct ata_device *adev)
652{
653 unsigned int udma = adev->dma_mode; /* FIXME: MWDMA too */
654 struct pci_dev *dev = to_pci_dev(ap->host_set->dev);
655 u8 maslave = ap->hard_port_no ? 0x42 : 0x40;
656 u8 speed = udma;
657 unsigned int drive_dn = (ap->hard_port_no ? 2 : 0) + adev->devno;
658 int a_speed = 3 << (drive_dn * 4);
659 int u_flag = 1 << drive_dn;
660 int v_flag = 0x01 << drive_dn;
661 int w_flag = 0x10 << drive_dn;
662 int u_speed = 0;
663 int sitre;
664 u16 reg4042, reg4a;
665 u8 reg48, reg54, reg55;
666
667 pci_read_config_word(dev, maslave, &reg4042);
668 DPRINTK("reg4042 = 0x%04x\n", reg4042);
669 sitre = (reg4042 & 0x4000) ? 1 : 0;
670 pci_read_config_byte(dev, 0x48, &reg48);
671 pci_read_config_word(dev, 0x4a, &reg4a);
672 pci_read_config_byte(dev, 0x54, &reg54);
673 pci_read_config_byte(dev, 0x55, &reg55);
674
675 switch(speed) {
676 case XFER_UDMA_4:
677 case XFER_UDMA_2: u_speed = 2 << (drive_dn * 4); break;
678 case XFER_UDMA_6:
679 case XFER_UDMA_5:
680 case XFER_UDMA_3:
681 case XFER_UDMA_1: u_speed = 1 << (drive_dn * 4); break;
682 case XFER_UDMA_0: u_speed = 0 << (drive_dn * 4); break;
683 case XFER_MW_DMA_2:
684 case XFER_MW_DMA_1: break;
685 default:
686 BUG();
687 return;
688 }
689
690 if (speed >= XFER_UDMA_0) {
691 if (!(reg48 & u_flag))
692 pci_write_config_byte(dev, 0x48, reg48 | u_flag);
693 if (speed == XFER_UDMA_5) {
694 pci_write_config_byte(dev, 0x55, (u8) reg55|w_flag);
695 } else {
696 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
697 }
698 if ((reg4a & a_speed) != u_speed)
699 pci_write_config_word(dev, 0x4a, (reg4a & ~a_speed) | u_speed);
700 if (speed > XFER_UDMA_2) {
701 if (!(reg54 & v_flag))
702 pci_write_config_byte(dev, 0x54, reg54 | v_flag);
703 } else
704 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
705 } else {
706 if (reg48 & u_flag)
707 pci_write_config_byte(dev, 0x48, reg48 & ~u_flag);
708 if (reg4a & a_speed)
709 pci_write_config_word(dev, 0x4a, reg4a & ~a_speed);
710 if (reg54 & v_flag)
711 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
712 if (reg55 & w_flag)
713 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
714 }
715}
716
Linus Torvalds1da177e2005-04-16 15:20:36 -0700717#define AHCI_PCI_BAR 5
718#define AHCI_GLOBAL_CTL 0x04
719#define AHCI_ENABLE (1 << 31)
720static int piix_disable_ahci(struct pci_dev *pdev)
721{
Jeff Garzikea6ba102005-08-30 05:18:18 -0400722 void __iomem *mmio;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700723 u32 tmp;
724 int rc = 0;
725
726 /* BUG: pci_enable_device has not yet been called. This
727 * works because this device is usually set up by BIOS.
728 */
729
Jeff Garzik374b1872005-08-30 05:42:52 -0400730 if (!pci_resource_start(pdev, AHCI_PCI_BAR) ||
731 !pci_resource_len(pdev, AHCI_PCI_BAR))
Linus Torvalds1da177e2005-04-16 15:20:36 -0700732 return 0;
Greg Felix7b6dbd62005-07-28 15:54:15 -0400733
Jeff Garzik374b1872005-08-30 05:42:52 -0400734 mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700735 if (!mmio)
736 return -ENOMEM;
Greg Felix7b6dbd62005-07-28 15:54:15 -0400737
Linus Torvalds1da177e2005-04-16 15:20:36 -0700738 tmp = readl(mmio + AHCI_GLOBAL_CTL);
739 if (tmp & AHCI_ENABLE) {
740 tmp &= ~AHCI_ENABLE;
741 writel(tmp, mmio + AHCI_GLOBAL_CTL);
742
743 tmp = readl(mmio + AHCI_GLOBAL_CTL);
744 if (tmp & AHCI_ENABLE)
745 rc = -EIO;
746 }
Greg Felix7b6dbd62005-07-28 15:54:15 -0400747
Jeff Garzik374b1872005-08-30 05:42:52 -0400748 pci_iounmap(pdev, mmio);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700749 return rc;
750}
751
752/**
Alan Coxc621b142005-12-08 19:22:28 +0000753 * piix_check_450nx_errata - Check for problem 450NX setup
Randy Dunlapc893a3a2006-01-28 13:15:32 -0500754 * @ata_dev: the PCI device to check
Jeff Garzik2e9edbf2006-03-24 09:56:57 -0500755 *
Alan Coxc621b142005-12-08 19:22:28 +0000756 * Check for the present of 450NX errata #19 and errata #25. If
757 * they are found return an error code so we can turn off DMA
758 */
759
760static int __devinit piix_check_450nx_errata(struct pci_dev *ata_dev)
761{
762 struct pci_dev *pdev = NULL;
763 u16 cfg;
764 u8 rev;
765 int no_piix_dma = 0;
Jeff Garzik2e9edbf2006-03-24 09:56:57 -0500766
Alan Coxc621b142005-12-08 19:22:28 +0000767 while((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL)
768 {
769 /* Look for 450NX PXB. Check for problem configurations
770 A PCI quirk checks bit 6 already */
771 pci_read_config_byte(pdev, PCI_REVISION_ID, &rev);
772 pci_read_config_word(pdev, 0x41, &cfg);
773 /* Only on the original revision: IDE DMA can hang */
Alan Cox31a34fe2006-05-22 22:58:14 +0100774 if (rev == 0x00)
Alan Coxc621b142005-12-08 19:22:28 +0000775 no_piix_dma = 1;
776 /* On all revisions below 5 PXB bus lock must be disabled for IDE */
Alan Cox31a34fe2006-05-22 22:58:14 +0100777 else if (cfg & (1<<14) && rev < 5)
Alan Coxc621b142005-12-08 19:22:28 +0000778 no_piix_dma = 2;
779 }
Alan Cox31a34fe2006-05-22 22:58:14 +0100780 if (no_piix_dma)
Alan Coxc621b142005-12-08 19:22:28 +0000781 dev_printk(KERN_WARNING, &ata_dev->dev, "450NX errata present, disabling IDE DMA.\n");
Alan Cox31a34fe2006-05-22 22:58:14 +0100782 if (no_piix_dma == 2)
Alan Coxc621b142005-12-08 19:22:28 +0000783 dev_printk(KERN_WARNING, &ata_dev->dev, "A BIOS update may resolve this.\n");
784 return no_piix_dma;
Jeff Garzik2e9edbf2006-03-24 09:56:57 -0500785}
Alan Coxc621b142005-12-08 19:22:28 +0000786
Jeff Garzikea35d292006-07-11 11:48:50 -0400787static void __devinit piix_init_pcs(struct pci_dev *pdev,
788 const struct piix_map_db *map_db)
789{
790 u16 pcs, new_pcs;
791
792 pci_read_config_word(pdev, ICH5_PCS, &pcs);
793
794 new_pcs = pcs | map_db->port_enable;
795
796 if (new_pcs != pcs) {
797 DPRINTK("updating PCS from 0x%x to 0x%x\n", pcs, new_pcs);
798 pci_write_config_word(pdev, ICH5_PCS, new_pcs);
799 msleep(150);
800 }
801}
802
Tejun Heod33f58b2006-03-01 01:25:39 +0900803static void __devinit piix_init_sata_map(struct pci_dev *pdev,
Tejun Heod96715c2006-06-29 01:58:28 +0900804 struct ata_port_info *pinfo,
805 const struct piix_map_db *map_db)
Tejun Heod33f58b2006-03-01 01:25:39 +0900806{
Tejun Heod96715c2006-06-29 01:58:28 +0900807 struct piix_host_priv *hpriv = pinfo[0].private_data;
Tejun Heod33f58b2006-03-01 01:25:39 +0900808 const unsigned int *map;
809 int i, invalid_map = 0;
810 u8 map_value;
811
812 pci_read_config_byte(pdev, ICH5_PMR, &map_value);
813
814 map = map_db->map[map_value & map_db->mask];
815
816 dev_printk(KERN_INFO, &pdev->dev, "MAP [");
817 for (i = 0; i < 4; i++) {
818 switch (map[i]) {
819 case RV:
820 invalid_map = 1;
821 printk(" XX");
822 break;
823
824 case NA:
825 printk(" --");
826 break;
827
828 case IDE:
829 WARN_ON((i & 1) || map[i + 1] != IDE);
830 pinfo[i / 2] = piix_port_info[ich5_pata];
Tejun Heof814b752006-08-05 03:59:13 +0900831 pinfo[i / 2].private_data = hpriv;
Tejun Heod33f58b2006-03-01 01:25:39 +0900832 i++;
833 printk(" IDE IDE");
834 break;
835
836 default:
837 printk(" P%d", map[i]);
838 if (i & 1)
839 pinfo[i / 2].host_flags |= ATA_FLAG_SLAVE_POSS;
840 break;
841 }
842 }
843 printk(" ]\n");
844
845 if (invalid_map)
846 dev_printk(KERN_ERR, &pdev->dev,
847 "invalid MAP value %u\n", map_value);
848
Tejun Heod96715c2006-06-29 01:58:28 +0900849 hpriv->map = map;
Jeff Garzik08f12ed2006-07-11 11:57:44 -0400850 hpriv->map_db = map_db;
Tejun Heod33f58b2006-03-01 01:25:39 +0900851}
852
Alan Coxc621b142005-12-08 19:22:28 +0000853/**
Linus Torvalds1da177e2005-04-16 15:20:36 -0700854 * piix_init_one - Register PIIX ATA PCI device with kernel services
855 * @pdev: PCI device to register
856 * @ent: Entry in piix_pci_tbl matching with @pdev
857 *
858 * Called from kernel PCI layer. We probe for combined mode (sigh),
859 * and then hand over control to libata, for it to do the rest.
860 *
861 * LOCKING:
862 * Inherited from PCI layer (may sleep).
863 *
864 * RETURNS:
865 * Zero on success, or -ERRNO value.
866 */
867
868static int piix_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
869{
870 static int printed_version;
Tejun Heod33f58b2006-03-01 01:25:39 +0900871 struct ata_port_info port_info[2];
872 struct ata_port_info *ppinfo[2] = { &port_info[0], &port_info[1] };
Tejun Heod96715c2006-06-29 01:58:28 +0900873 struct piix_host_priv *hpriv;
Tejun Heoff0fc142005-12-18 17:17:07 +0900874 unsigned long host_flags;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700875
876 if (!printed_version++)
Jeff Garzik6248e642005-10-30 06:42:18 -0500877 dev_printk(KERN_DEBUG, &pdev->dev,
878 "version " DRV_VERSION "\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700879
880 /* no hotplugging support (FIXME) */
881 if (!in_module_init)
882 return -ENODEV;
883
Tejun Heod96715c2006-06-29 01:58:28 +0900884 hpriv = kzalloc(sizeof(*hpriv), GFP_KERNEL);
885 if (!hpriv)
886 return -ENOMEM;
887
Tejun Heod33f58b2006-03-01 01:25:39 +0900888 port_info[0] = piix_port_info[ent->driver_data];
889 port_info[1] = piix_port_info[ent->driver_data];
Tejun Heod96715c2006-06-29 01:58:28 +0900890 port_info[0].private_data = hpriv;
891 port_info[1].private_data = hpriv;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700892
Tejun Heod33f58b2006-03-01 01:25:39 +0900893 host_flags = port_info[0].host_flags;
Tejun Heoff0fc142005-12-18 17:17:07 +0900894
895 if (host_flags & PIIX_FLAG_AHCI) {
Jeff Garzik8a60a072005-07-31 13:13:24 -0400896 u8 tmp;
897 pci_read_config_byte(pdev, PIIX_SCC, &tmp);
898 if (tmp == PIIX_AHCI_DEVICE) {
899 int rc = piix_disable_ahci(pdev);
900 if (rc)
901 return rc;
902 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700903 }
904
Tejun Heod33f58b2006-03-01 01:25:39 +0900905 /* Initialize SATA map */
Jeff Garzikea35d292006-07-11 11:48:50 -0400906 if (host_flags & ATA_FLAG_SATA) {
Tejun Heod96715c2006-06-29 01:58:28 +0900907 piix_init_sata_map(pdev, port_info,
908 piix_map_db_table[ent->driver_data]);
Jeff Garzikea35d292006-07-11 11:48:50 -0400909 piix_init_pcs(pdev, piix_map_db_table[ent->driver_data]);
910 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700911
912 /* On ICH5, some BIOSen disable the interrupt using the
913 * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3.
914 * On ICH6, this bit has the same effect, but only when
915 * MSI is disabled (and it is disabled, as we don't use
916 * message-signalled interrupts currently).
917 */
Tejun Heoff0fc142005-12-18 17:17:07 +0900918 if (host_flags & PIIX_FLAG_CHECKINTR)
Brett M Russa04ce0f2005-08-15 15:23:41 -0400919 pci_intx(pdev, 1);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700920
Alan Coxc621b142005-12-08 19:22:28 +0000921 if (piix_check_450nx_errata(pdev)) {
922 /* This writes into the master table but it does not
923 really matter for this errata as we will apply it to
924 all the PIIX devices on the board */
Tejun Heod33f58b2006-03-01 01:25:39 +0900925 port_info[0].mwdma_mask = 0;
926 port_info[0].udma_mask = 0;
927 port_info[1].mwdma_mask = 0;
928 port_info[1].udma_mask = 0;
Alan Coxc621b142005-12-08 19:22:28 +0000929 }
Tejun Heod33f58b2006-03-01 01:25:39 +0900930 return ata_pci_init_one(pdev, ppinfo, 2);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700931}
932
Tejun Heod96715c2006-06-29 01:58:28 +0900933static void piix_host_stop(struct ata_host_set *host_set)
934{
935 if (host_set->next == NULL)
936 kfree(host_set->private_data);
937 ata_host_stop(host_set);
938}
939
Linus Torvalds1da177e2005-04-16 15:20:36 -0700940static int __init piix_init(void)
941{
942 int rc;
943
944 DPRINTK("pci_module_init\n");
945 rc = pci_module_init(&piix_pci_driver);
946 if (rc)
947 return rc;
948
949 in_module_init = 0;
950
951 DPRINTK("done\n");
952 return 0;
953}
954
Linus Torvalds1da177e2005-04-16 15:20:36 -0700955static void __exit piix_exit(void)
956{
957 pci_unregister_driver(&piix_pci_driver);
958}
959
960module_init(piix_init);
961module_exit(piix_exit);
962