blob: 18a4321349a3313973369e553dd4d90e0e220bab [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * File: mca.h
3 * Purpose: Machine check handling specific defines
4 *
5 * Copyright (C) 1999, 2004 Silicon Graphics, Inc.
Hidetoshi Setofe77efb2008-01-07 10:11:57 +09006 * Copyright (C) Vijay Chander <vijay@engr.sgi.com>
7 * Copyright (C) Srinivasa Thirumalachar <sprasad@engr.sgi.com>
8 * Copyright (C) Russ Anderson <rja@sgi.com>
Linus Torvalds1da177e2005-04-16 15:20:36 -07009 */
10
11#ifndef _ASM_IA64_MCA_H
12#define _ASM_IA64_MCA_H
13
Linus Torvalds1da177e2005-04-16 15:20:36 -070014#if !defined(__ASSEMBLY__)
15
16#include <linux/interrupt.h>
17#include <linux/types.h>
18
19#include <asm/param.h>
20#include <asm/sal.h>
21#include <asm/processor.h>
22#include <asm/mca_asm.h>
23
24#define IA64_MCA_RENDEZ_TIMEOUT (20 * 1000) /* value in milliseconds - 20 seconds */
25
26typedef struct ia64_fptr {
27 unsigned long fp;
28 unsigned long gp;
29} ia64_fptr_t;
30
31typedef union cmcv_reg_u {
32 u64 cmcv_regval;
33 struct {
34 u64 cmcr_vector : 8;
35 u64 cmcr_reserved1 : 4;
36 u64 cmcr_ignored1 : 1;
37 u64 cmcr_reserved2 : 3;
38 u64 cmcr_mask : 1;
39 u64 cmcr_ignored2 : 47;
40 } cmcv_reg_s;
41
42} cmcv_reg_t;
43
44#define cmcv_mask cmcv_reg_s.cmcr_mask
45#define cmcv_vector cmcv_reg_s.cmcr_vector
46
47enum {
48 IA64_MCA_RENDEZ_CHECKIN_NOTDONE = 0x0,
Keith Owens7f613c72005-09-11 17:22:53 +100049 IA64_MCA_RENDEZ_CHECKIN_DONE = 0x1,
50 IA64_MCA_RENDEZ_CHECKIN_INIT = 0x2,
Russ Anderson1612b182007-05-18 17:17:17 -050051 IA64_MCA_RENDEZ_CHECKIN_CONCURRENT_MCA = 0x3,
Linus Torvalds1da177e2005-04-16 15:20:36 -070052};
53
54/* Information maintained by the MC infrastructure */
55typedef struct ia64_mc_info_s {
56 u64 imi_mca_handler;
57 size_t imi_mca_handler_size;
58 u64 imi_monarch_init_handler;
59 size_t imi_monarch_init_handler_size;
60 u64 imi_slave_init_handler;
61 size_t imi_slave_init_handler_size;
62 u8 imi_rendez_checkin[NR_CPUS];
63
64} ia64_mc_info_t;
65
Keith Owens7f613c72005-09-11 17:22:53 +100066/* Handover state from SAL to OS and vice versa, for both MCA and INIT events.
67 * Besides the handover state, it also contains some saved registers from the
68 * time of the event.
69 * Note: mca_asm.S depends on the precise layout of this structure.
70 */
71
72struct ia64_sal_os_state {
Keith Owensd270acb2006-04-07 18:08:11 +100073
74 /* SAL to OS */
Keith Owens7f613c72005-09-11 17:22:53 +100075 u64 os_gp; /* GP of the os registered with the SAL, physical */
76 u64 pal_proc; /* PAL_PROC entry point, physical */
77 u64 sal_proc; /* SAL_PROC entry point, physical */
78 u64 rv_rc; /* MCA - Rendezvous state, INIT - reason code */
79 u64 proc_state_param; /* from R18 */
80 u64 monarch; /* 1 for a monarch event, 0 for a slave */
Keith Owensd270acb2006-04-07 18:08:11 +100081
82 /* common */
Keith Owens7f613c72005-09-11 17:22:53 +100083 u64 sal_ra; /* Return address in SAL, physical */
84 u64 sal_gp; /* GP of the SAL - physical */
85 pal_min_state_area_t *pal_min_state; /* from R17. physical in asm, virtual in C */
Keith Owens20bb8682005-09-22 18:49:15 +100086 /* Previous values of IA64_KR(CURRENT) and IA64_KR(CURRENT_STACK).
87 * Note: if the MCA/INIT recovery code wants to resume to a new context
88 * then it must change these values to reflect the new kernel stack.
89 */
Keith Owens7f613c72005-09-11 17:22:53 +100090 u64 prev_IA64_KR_CURRENT; /* previous value of IA64_KR(CURRENT) */
Keith Owens20bb8682005-09-22 18:49:15 +100091 u64 prev_IA64_KR_CURRENT_STACK;
Keith Owens7f613c72005-09-11 17:22:53 +100092 struct task_struct *prev_task; /* previous task, NULL if it is not useful */
93 /* Some interrupt registers are not saved in minstate, pt_regs or
94 * switch_stack. Because MCA/INIT can occur when interrupts are
95 * disabled, we need to save the additional interrupt registers over
96 * MCA/INIT and resume.
97 */
98 u64 isr;
99 u64 ifa;
100 u64 itir;
101 u64 iipa;
102 u64 iim;
103 u64 iha;
Keith Owensd270acb2006-04-07 18:08:11 +1000104
105 /* OS to SAL */
Keith Owens7f613c72005-09-11 17:22:53 +1000106 u64 os_status; /* OS status to SAL, enum below */
107 u64 context; /* 0 if return to same context
108 1 if return to new context */
109};
Linus Torvalds1da177e2005-04-16 15:20:36 -0700110
111enum {
112 IA64_MCA_CORRECTED = 0x0, /* Error has been corrected by OS_MCA */
113 IA64_MCA_WARM_BOOT = -1, /* Warm boot of the system need from SAL */
114 IA64_MCA_COLD_BOOT = -2, /* Cold boot of the system need from SAL */
115 IA64_MCA_HALT = -3 /* System to be halted by SAL */
116};
117
118enum {
Keith Owens7f613c72005-09-11 17:22:53 +1000119 IA64_INIT_RESUME = 0x0, /* Resume after return from INIT */
120 IA64_INIT_WARM_BOOT = -1, /* Warm boot of the system need from SAL */
121};
122
123enum {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700124 IA64_MCA_SAME_CONTEXT = 0x0, /* SAL to return to same context */
125 IA64_MCA_NEW_CONTEXT = -1 /* SAL to return to new context */
126};
127
Linus Torvalds1da177e2005-04-16 15:20:36 -0700128/* Per-CPU MCA state that is too big for normal per-CPU variables. */
129
130struct ia64_mca_cpu {
Keith Owens7f613c72005-09-11 17:22:53 +1000131 u64 mca_stack[KERNEL_STACK_SIZE/8];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132 u64 init_stack[KERNEL_STACK_SIZE/8];
Keith Owens7f613c72005-09-11 17:22:53 +1000133};
Linus Torvalds1da177e2005-04-16 15:20:36 -0700134
135/* Array of physical addresses of each CPU's MCA area. */
136extern unsigned long __per_cpu_mca[NR_CPUS];
137
Ashok Rajff741902005-11-11 14:32:40 -0800138extern int cpe_vector;
139extern int ia64_cpe_irq;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700140extern void ia64_mca_init(void);
141extern void ia64_mca_cpu_init(void *);
142extern void ia64_os_mca_dispatch(void);
143extern void ia64_os_mca_dispatch_end(void);
Keith Owens7f613c72005-09-11 17:22:53 +1000144extern void ia64_mca_ucmc_handler(struct pt_regs *, struct ia64_sal_os_state *);
145extern void ia64_init_handler(struct pt_regs *,
146 struct switch_stack *,
147 struct ia64_sal_os_state *);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700148extern void ia64_monarch_init_handler(void);
149extern void ia64_slave_init_handler(void);
150extern void ia64_mca_cmc_vector_setup(void);
Keith Owens7f613c72005-09-11 17:22:53 +1000151extern int ia64_reg_MCA_extension(int (*fn)(void *, struct ia64_sal_os_state *));
Linus Torvalds1da177e2005-04-16 15:20:36 -0700152extern void ia64_unreg_MCA_extension(void);
Keith Owens7f613c72005-09-11 17:22:53 +1000153extern u64 ia64_get_rnat(u64 *);
Kenji Kaneshigeac542a52007-09-01 16:36:26 +0900154extern void ia64_mca_printk(const char * fmt, ...)
155 __attribute__ ((format (printf, 1, 2)));
Keith Owens7f613c72005-09-11 17:22:53 +1000156
Keith Owens958b1662006-04-03 15:26:12 +1000157struct ia64_mca_notify_die {
158 struct ia64_sal_os_state *sos;
159 int *monarch_cpu;
Hidetoshi Seto4fa2f0e2008-04-17 17:00:37 +0900160 int *data;
Keith Owens958b1662006-04-03 15:26:12 +1000161};
162
Simon Horman29763252007-02-14 16:17:47 +0900163DECLARE_PER_CPU(u64, ia64_mca_pal_base);
164
Keith Owens7f613c72005-09-11 17:22:53 +1000165#else /* __ASSEMBLY__ */
166
167#define IA64_MCA_CORRECTED 0x0 /* Error has been corrected by OS_MCA */
168#define IA64_MCA_WARM_BOOT -1 /* Warm boot of the system need from SAL */
169#define IA64_MCA_COLD_BOOT -2 /* Cold boot of the system need from SAL */
170#define IA64_MCA_HALT -3 /* System to be halted by SAL */
171
172#define IA64_INIT_RESUME 0x0 /* Resume after return from INIT */
173#define IA64_INIT_WARM_BOOT -1 /* Warm boot of the system need from SAL */
174
175#define IA64_MCA_SAME_CONTEXT 0x0 /* SAL to return to same context */
176#define IA64_MCA_NEW_CONTEXT -1 /* SAL to return to new context */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177
178#endif /* !__ASSEMBLY__ */
179#endif /* _ASM_IA64_MCA_H */