blob: 5cd1b0530f55e60661b240c3bd5c1f0cc0e1b031 [file] [log] [blame]
Catalin Marinasbbe88882007-05-08 22:27:46 +01001/*
2 * linux/arch/arm/mm/cache-v7.S
3 *
4 * Copyright (C) 2001 Deep Blue Solutions Ltd.
5 * Copyright (C) 2005 ARM Ltd.
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * This is the "shell" of the ARMv7 processor support.
12 */
13#include <linux/linkage.h>
14#include <linux/init.h>
15#include <asm/assembler.h>
Catalin Marinas32cfb1b2009-10-06 17:57:09 +010016#include <asm/unwind.h>
Catalin Marinasbbe88882007-05-08 22:27:46 +010017
18#include "proc-macros.S"
19
20/*
Tony Lindgren81d11952010-09-21 17:16:40 +010021 * v7_flush_icache_all()
22 *
23 * Flush the whole I-cache.
24 *
25 * Registers:
26 * r0 - set to 0
27 */
28ENTRY(v7_flush_icache_all)
29 mov r0, #0
30 ALT_SMP(mcr p15, 0, r0, c7, c1, 0) @ invalidate I-cache inner shareable
31 ALT_UP(mcr p15, 0, r0, c7, c5, 0) @ I+BTB cache invalidate
32 mov pc, lr
33ENDPROC(v7_flush_icache_all)
34
35/*
Catalin Marinasbbe88882007-05-08 22:27:46 +010036 * v7_flush_dcache_all()
37 *
38 * Flush the whole D-cache.
39 *
Catalin Marinas347c8b72009-07-24 12:32:56 +010040 * Corrupted registers: r0-r7, r9-r11 (r6 only in Thumb mode)
Catalin Marinasbbe88882007-05-08 22:27:46 +010041 *
42 * - mm - mm_struct describing address space
43 */
44ENTRY(v7_flush_dcache_all)
Catalin Marinasc30c2f92008-11-06 13:23:07 +000045 dmb @ ensure ordering with previous memory accesses
Catalin Marinasbbe88882007-05-08 22:27:46 +010046 mrc p15, 1, r0, c0, c0, 1 @ read clidr
47 ands r3, r0, #0x7000000 @ extract loc from clidr
48 mov r3, r3, lsr #23 @ left align loc bit field
49 beq finished @ if loc is 0, then no need to clean
50 mov r10, #0 @ start clean at cache level 0
51loop1:
52 add r2, r10, r10, lsr #1 @ work out 3x current cache level
53 mov r1, r0, lsr r2 @ extract cache type bits from clidr
54 and r1, r1, #7 @ mask of the bits for current cache only
55 cmp r1, #2 @ see what cache we have at this level
56 blt skip @ skip if no cache, or just i-cache
57 mcr p15, 2, r10, c0, c0, 0 @ select current cache level in cssr
58 isb @ isb to sych the new cssr&csidr
59 mrc p15, 1, r1, c0, c0, 0 @ read the new csidr
60 and r2, r1, #7 @ extract the length of the cache lines
61 add r2, r2, #4 @ add 4 (line length offset)
62 ldr r4, =0x3ff
63 ands r4, r4, r1, lsr #3 @ find maximum number on the way size
64 clz r5, r4 @ find bit position of way size increment
65 ldr r7, =0x7fff
66 ands r7, r7, r1, lsr #13 @ extract max number of the index size
67loop2:
68 mov r9, r4 @ create working copy of max way size
69loop3:
Catalin Marinas347c8b72009-07-24 12:32:56 +010070 ARM( orr r11, r10, r9, lsl r5 ) @ factor way and cache number into r11
71 THUMB( lsl r6, r9, r5 )
72 THUMB( orr r11, r10, r6 ) @ factor way and cache number into r11
73 ARM( orr r11, r11, r7, lsl r2 ) @ factor index number into r11
74 THUMB( lsl r6, r7, r2 )
75 THUMB( orr r11, r11, r6 ) @ factor index number into r11
Catalin Marinasbbe88882007-05-08 22:27:46 +010076 mcr p15, 0, r11, c7, c14, 2 @ clean & invalidate by set/way
77 subs r9, r9, #1 @ decrement the way
78 bge loop3
79 subs r7, r7, #1 @ decrement the index
80 bge loop2
81skip:
82 add r10, r10, #2 @ increment cache number
83 cmp r3, r10
84 bgt loop1
85finished:
86 mov r10, #0 @ swith back to cache level 0
87 mcr p15, 2, r10, c0, c0, 0 @ select current cache level in cssr
Catalin Marinasc30c2f92008-11-06 13:23:07 +000088 dsb
Catalin Marinasbbe88882007-05-08 22:27:46 +010089 isb
90 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +010091ENDPROC(v7_flush_dcache_all)
Catalin Marinasbbe88882007-05-08 22:27:46 +010092
93/*
94 * v7_flush_cache_all()
95 *
96 * Flush the entire cache system.
97 * The data cache flush is now achieved using atomic clean / invalidates
98 * working outwards from L1 cache. This is done using Set/Way based cache
Lucas De Marchi25985ed2011-03-30 22:57:33 -030099 * maintenance instructions.
Catalin Marinasbbe88882007-05-08 22:27:46 +0100100 * The instruction cache can still be invalidated back to the point of
101 * unification in a single instruction.
102 *
103 */
104ENTRY(v7_flush_kern_cache_all)
Catalin Marinas347c8b72009-07-24 12:32:56 +0100105 ARM( stmfd sp!, {r4-r5, r7, r9-r11, lr} )
106 THUMB( stmfd sp!, {r4-r7, r9-r11, lr} )
Catalin Marinasbbe88882007-05-08 22:27:46 +0100107 bl v7_flush_dcache_all
108 mov r0, #0
Russell Kingf00ec482010-09-04 10:47:48 +0100109 ALT_SMP(mcr p15, 0, r0, c7, c1, 0) @ invalidate I-cache inner shareable
110 ALT_UP(mcr p15, 0, r0, c7, c5, 0) @ I+BTB cache invalidate
Catalin Marinas347c8b72009-07-24 12:32:56 +0100111 ARM( ldmfd sp!, {r4-r5, r7, r9-r11, lr} )
112 THUMB( ldmfd sp!, {r4-r7, r9-r11, lr} )
Catalin Marinasbbe88882007-05-08 22:27:46 +0100113 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +0100114ENDPROC(v7_flush_kern_cache_all)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100115
116/*
117 * v7_flush_cache_all()
118 *
119 * Flush all TLB entries in a particular address space
120 *
121 * - mm - mm_struct describing address space
122 */
123ENTRY(v7_flush_user_cache_all)
124 /*FALLTHROUGH*/
125
126/*
127 * v7_flush_cache_range(start, end, flags)
128 *
129 * Flush a range of TLB entries in the specified address space.
130 *
131 * - start - start address (may not be aligned)
132 * - end - end address (exclusive, may not be aligned)
133 * - flags - vm_area_struct flags describing address space
134 *
135 * It is assumed that:
136 * - we have a VIPT cache.
137 */
138ENTRY(v7_flush_user_cache_range)
139 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +0100140ENDPROC(v7_flush_user_cache_all)
141ENDPROC(v7_flush_user_cache_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100142
143/*
144 * v7_coherent_kern_range(start,end)
145 *
146 * Ensure that the I and D caches are coherent within specified
147 * region. This is typically used when code has been written to
148 * a memory region, and will be executed.
149 *
150 * - start - virtual start address of region
151 * - end - virtual end address of region
152 *
153 * It is assumed that:
154 * - the Icache does not read data from the write buffer
155 */
156ENTRY(v7_coherent_kern_range)
157 /* FALLTHROUGH */
158
159/*
160 * v7_coherent_user_range(start,end)
161 *
162 * Ensure that the I and D caches are coherent within specified
163 * region. This is typically used when code has been written to
164 * a memory region, and will be executed.
165 *
166 * - start - virtual start address of region
167 * - end - virtual end address of region
168 *
169 * It is assumed that:
170 * - the Icache does not read data from the write buffer
171 */
172ENTRY(v7_coherent_user_range)
Catalin Marinas32cfb1b2009-10-06 17:57:09 +0100173 UNWIND(.fnstart )
Catalin Marinasbbe88882007-05-08 22:27:46 +0100174 dcache_line_size r2, r3
175 sub r3, r2, #1
Catalin Marinasda30e0a2010-12-07 16:56:29 +0100176 bic r12, r0, r3
Will Deacon85fd3232011-09-15 11:45:15 +0100177#ifdef CONFIG_ARM_ERRATA_764369
178 ALT_SMP(W(dsb))
179 ALT_UP(W(nop))
180#endif
Catalin Marinas32cfb1b2009-10-06 17:57:09 +01001811:
Catalin Marinasda30e0a2010-12-07 16:56:29 +0100182 USER( mcr p15, 0, r12, c7, c11, 1 ) @ clean D line to the point of unification
183 add r12, r12, r2
184 cmp r12, r1
Catalin Marinasbbe88882007-05-08 22:27:46 +0100185 blo 1b
Catalin Marinasda30e0a2010-12-07 16:56:29 +0100186 dsb
187 icache_line_size r2, r3
188 sub r3, r2, #1
189 bic r12, r0, r3
1902:
191 USER( mcr p15, 0, r12, c7, c5, 1 ) @ invalidate I line
192 add r12, r12, r2
193 cmp r12, r1
194 blo 2b
1953:
Catalin Marinasbbe88882007-05-08 22:27:46 +0100196 mov r0, #0
Russell Kingf00ec482010-09-04 10:47:48 +0100197 ALT_SMP(mcr p15, 0, r0, c7, c1, 6) @ invalidate BTB Inner Shareable
198 ALT_UP(mcr p15, 0, r0, c7, c5, 6) @ invalidate BTB
Catalin Marinasbbe88882007-05-08 22:27:46 +0100199 dsb
200 isb
201 mov pc, lr
Catalin Marinas32cfb1b2009-10-06 17:57:09 +0100202
203/*
204 * Fault handling for the cache operation above. If the virtual address in r0
205 * isn't mapped, just try the next page.
206 */
2079001:
Catalin Marinasda30e0a2010-12-07 16:56:29 +0100208 mov r12, r12, lsr #12
209 mov r12, r12, lsl #12
210 add r12, r12, #4096
211 b 3b
Catalin Marinas32cfb1b2009-10-06 17:57:09 +0100212 UNWIND(.fnend )
Catalin Marinas93ed3972008-08-28 11:22:32 +0100213ENDPROC(v7_coherent_kern_range)
214ENDPROC(v7_coherent_user_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100215
216/*
Russell King2c9b9c82009-11-26 12:56:21 +0000217 * v7_flush_kern_dcache_area(void *addr, size_t size)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100218 *
219 * Ensure that the data held in the page kaddr is written back
220 * to the page in question.
221 *
Russell King2c9b9c82009-11-26 12:56:21 +0000222 * - addr - kernel address
223 * - size - region size
Catalin Marinasbbe88882007-05-08 22:27:46 +0100224 */
Russell King2c9b9c82009-11-26 12:56:21 +0000225ENTRY(v7_flush_kern_dcache_area)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100226 dcache_line_size r2, r3
Russell King2c9b9c82009-11-26 12:56:21 +0000227 add r1, r0, r1
Will Deacona248b132011-05-26 11:20:19 +0100228 sub r3, r2, #1
229 bic r0, r0, r3
Will Deacon85fd3232011-09-15 11:45:15 +0100230#ifdef CONFIG_ARM_ERRATA_764369
231 ALT_SMP(W(dsb))
232 ALT_UP(W(nop))
233#endif
Catalin Marinasbbe88882007-05-08 22:27:46 +01002341:
235 mcr p15, 0, r0, c7, c14, 1 @ clean & invalidate D line / unified line
236 add r0, r0, r2
237 cmp r0, r1
238 blo 1b
239 dsb
240 mov pc, lr
Russell King2c9b9c82009-11-26 12:56:21 +0000241ENDPROC(v7_flush_kern_dcache_area)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100242
243/*
244 * v7_dma_inv_range(start,end)
245 *
246 * Invalidate the data cache within the specified region; we will
247 * be performing a DMA operation in this region and we want to
248 * purge old data in the cache.
249 *
250 * - start - virtual start address of region
251 * - end - virtual end address of region
252 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700253ENTRY(v7_dma_inv_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100254 dcache_line_size r2, r3
255 sub r3, r2, #1
256 tst r0, r3
257 bic r0, r0, r3
Will Deacon85fd3232011-09-15 11:45:15 +0100258#ifdef CONFIG_ARM_ERRATA_764369
259 ALT_SMP(W(dsb))
260 ALT_UP(W(nop))
261#endif
Catalin Marinasbbe88882007-05-08 22:27:46 +0100262 mcrne p15, 0, r0, c7, c14, 1 @ clean & invalidate D / U line
263
264 tst r1, r3
265 bic r1, r1, r3
266 mcrne p15, 0, r1, c7, c14, 1 @ clean & invalidate D / U line
2671:
268 mcr p15, 0, r0, c7, c6, 1 @ invalidate D / U line
269 add r0, r0, r2
270 cmp r0, r1
271 blo 1b
272 dsb
273 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +0100274ENDPROC(v7_dma_inv_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100275
276/*
277 * v7_dma_clean_range(start,end)
278 * - start - virtual start address of region
279 * - end - virtual end address of region
280 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700281ENTRY(v7_dma_clean_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100282 dcache_line_size r2, r3
283 sub r3, r2, #1
284 bic r0, r0, r3
Will Deacon85fd3232011-09-15 11:45:15 +0100285#ifdef CONFIG_ARM_ERRATA_764369
286 ALT_SMP(W(dsb))
287 ALT_UP(W(nop))
288#endif
Catalin Marinasbbe88882007-05-08 22:27:46 +01002891:
290 mcr p15, 0, r0, c7, c10, 1 @ clean D / U line
291 add r0, r0, r2
292 cmp r0, r1
293 blo 1b
294 dsb
295 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +0100296ENDPROC(v7_dma_clean_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100297
298/*
299 * v7_dma_flush_range(start,end)
300 * - start - virtual start address of region
301 * - end - virtual end address of region
302 */
303ENTRY(v7_dma_flush_range)
304 dcache_line_size r2, r3
305 sub r3, r2, #1
306 bic r0, r0, r3
Will Deacon85fd3232011-09-15 11:45:15 +0100307#ifdef CONFIG_ARM_ERRATA_764369
308 ALT_SMP(W(dsb))
309 ALT_UP(W(nop))
310#endif
Catalin Marinasbbe88882007-05-08 22:27:46 +01003111:
312 mcr p15, 0, r0, c7, c14, 1 @ clean & invalidate D / U line
313 add r0, r0, r2
314 cmp r0, r1
315 blo 1b
316 dsb
317 mov pc, lr
Catalin Marinas93ed3972008-08-28 11:22:32 +0100318ENDPROC(v7_dma_flush_range)
Catalin Marinasbbe88882007-05-08 22:27:46 +0100319
Russell Kinga9c91472009-11-26 16:19:58 +0000320/*
321 * dma_map_area(start, size, dir)
322 * - start - kernel virtual start address
323 * - size - size of region
324 * - dir - DMA direction
325 */
326ENTRY(v7_dma_map_area)
327 add r1, r1, r0
Russell King2ffe2da2009-10-31 16:52:16 +0000328 teq r2, #DMA_FROM_DEVICE
329 beq v7_dma_inv_range
330 b v7_dma_clean_range
Russell Kinga9c91472009-11-26 16:19:58 +0000331ENDPROC(v7_dma_map_area)
332
333/*
334 * dma_unmap_area(start, size, dir)
335 * - start - kernel virtual start address
336 * - size - size of region
337 * - dir - DMA direction
338 */
339ENTRY(v7_dma_unmap_area)
Russell King2ffe2da2009-10-31 16:52:16 +0000340 add r1, r1, r0
341 teq r2, #DMA_TO_DEVICE
342 bne v7_dma_inv_range
Russell Kinga9c91472009-11-26 16:19:58 +0000343 mov pc, lr
344ENDPROC(v7_dma_unmap_area)
345
Catalin Marinasbbe88882007-05-08 22:27:46 +0100346 __INITDATA
347
348 .type v7_cache_fns, #object
349ENTRY(v7_cache_fns)
Tony Lindgren81d11952010-09-21 17:16:40 +0100350 .long v7_flush_icache_all
Catalin Marinasbbe88882007-05-08 22:27:46 +0100351 .long v7_flush_kern_cache_all
352 .long v7_flush_user_cache_all
353 .long v7_flush_user_cache_range
354 .long v7_coherent_kern_range
355 .long v7_coherent_user_range
Russell King2c9b9c82009-11-26 12:56:21 +0000356 .long v7_flush_kern_dcache_area
Russell Kinga9c91472009-11-26 16:19:58 +0000357 .long v7_dma_map_area
358 .long v7_dma_unmap_area
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700359 .long v7_dma_inv_range
360 .long v7_dma_clean_range
Catalin Marinasbbe88882007-05-08 22:27:46 +0100361 .long v7_dma_flush_range
362 .size v7_cache_fns, . - v7_cache_fns