blob: 905854de92497fffdae837f8497cb725f85fedd1 [file] [log] [blame]
Daniel Walkerda6df072010-04-23 16:04:20 -07001/* include/linux/msm_mdp.h
2 *
3 * Copyright (C) 2007 Google Incorporated
Padmanabhan Komandurud9f38b02012-02-02 18:57:03 +05304 * Copyright (c) 2012 Code Aurora Forum. All rights reserved.
Daniel Walkerda6df072010-04-23 16:04:20 -07005 *
6 * This software is licensed under the terms of the GNU General Public
7 * License version 2, as published by the Free Software Foundation, and
8 * may be copied, distributed, and modified under those terms.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15#ifndef _MSM_MDP_H_
16#define _MSM_MDP_H_
17
18#include <linux/types.h>
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070019#include <linux/fb.h>
Daniel Walkerda6df072010-04-23 16:04:20 -070020
21#define MSMFB_IOCTL_MAGIC 'm'
22#define MSMFB_GRP_DISP _IOW(MSMFB_IOCTL_MAGIC, 1, unsigned int)
23#define MSMFB_BLIT _IOW(MSMFB_IOCTL_MAGIC, 2, unsigned int)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070024#define MSMFB_SUSPEND_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 128, unsigned int)
25#define MSMFB_RESUME_SW_REFRESHER _IOW(MSMFB_IOCTL_MAGIC, 129, unsigned int)
26#define MSMFB_CURSOR _IOW(MSMFB_IOCTL_MAGIC, 130, struct fb_cursor)
27#define MSMFB_SET_LUT _IOW(MSMFB_IOCTL_MAGIC, 131, struct fb_cmap)
Carl Vanderlipba093a22011-11-22 13:59:59 -080028#define MSMFB_HISTOGRAM _IOWR(MSMFB_IOCTL_MAGIC, 132, struct mdp_histogram_data)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070029/* new ioctls's for set/get ccs matrix */
30#define MSMFB_GET_CCS_MATRIX _IOWR(MSMFB_IOCTL_MAGIC, 133, struct mdp_ccs)
31#define MSMFB_SET_CCS_MATRIX _IOW(MSMFB_IOCTL_MAGIC, 134, struct mdp_ccs)
32#define MSMFB_OVERLAY_SET _IOWR(MSMFB_IOCTL_MAGIC, 135, \
33 struct mdp_overlay)
34#define MSMFB_OVERLAY_UNSET _IOW(MSMFB_IOCTL_MAGIC, 136, unsigned int)
Kuogee Hsieh586fd162012-02-14 15:24:16 -080035
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070036#define MSMFB_OVERLAY_PLAY _IOW(MSMFB_IOCTL_MAGIC, 137, \
37 struct msmfb_overlay_data)
Kuogee Hsieh586fd162012-02-14 15:24:16 -080038#define MSMFB_OVERLAY_QUEUE MSMFB_OVERLAY_PLAY
39
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070040#define MSMFB_GET_PAGE_PROTECTION _IOR(MSMFB_IOCTL_MAGIC, 138, \
41 struct mdp_page_protection)
42#define MSMFB_SET_PAGE_PROTECTION _IOW(MSMFB_IOCTL_MAGIC, 139, \
43 struct mdp_page_protection)
44#define MSMFB_OVERLAY_GET _IOR(MSMFB_IOCTL_MAGIC, 140, \
45 struct mdp_overlay)
46#define MSMFB_OVERLAY_PLAY_ENABLE _IOW(MSMFB_IOCTL_MAGIC, 141, unsigned int)
47#define MSMFB_OVERLAY_BLT _IOWR(MSMFB_IOCTL_MAGIC, 142, \
48 struct msmfb_overlay_blt)
49#define MSMFB_OVERLAY_BLT_OFFSET _IOW(MSMFB_IOCTL_MAGIC, 143, unsigned int)
Carl Vanderlipba093a22011-11-22 13:59:59 -080050#define MSMFB_HISTOGRAM_START _IOR(MSMFB_IOCTL_MAGIC, 144, \
51 struct mdp_histogram_start_req)
52#define MSMFB_HISTOGRAM_STOP _IOR(MSMFB_IOCTL_MAGIC, 145, unsigned int)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070053#define MSMFB_NOTIFY_UPDATE _IOW(MSMFB_IOCTL_MAGIC, 146, unsigned int)
54
55#define MSMFB_OVERLAY_3D _IOWR(MSMFB_IOCTL_MAGIC, 147, \
56 struct msmfb_overlay_3d)
57
kuogee hsieh405dc302011-07-21 15:06:59 -070058#define MSMFB_MIXER_INFO _IOWR(MSMFB_IOCTL_MAGIC, 148, \
59 struct msmfb_mixer_info_req)
Nagamalleswararao Ganji0737d652011-10-14 02:02:33 -070060#define MSMFB_OVERLAY_PLAY_WAIT _IOWR(MSMFB_IOCTL_MAGIC, 149, \
61 struct msmfb_overlay_data)
Vinay Kalia27020d12011-10-14 17:50:29 -070062#define MSMFB_WRITEBACK_INIT _IO(MSMFB_IOCTL_MAGIC, 150)
Vinay Kaliae1ba2702011-12-21 16:24:52 -080063#define MSMFB_WRITEBACK_START _IO(MSMFB_IOCTL_MAGIC, 151)
64#define MSMFB_WRITEBACK_STOP _IO(MSMFB_IOCTL_MAGIC, 152)
Vinay Kalia27020d12011-10-14 17:50:29 -070065#define MSMFB_WRITEBACK_QUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 153, \
66 struct msmfb_data)
67#define MSMFB_WRITEBACK_DEQUEUE_BUFFER _IOW(MSMFB_IOCTL_MAGIC, 154, \
68 struct msmfb_data)
69#define MSMFB_WRITEBACK_TERMINATE _IO(MSMFB_IOCTL_MAGIC, 155)
Pravin Tamkhane02a40682011-11-29 14:17:01 -080070#define MSMFB_MDP_PP _IOWR(MSMFB_IOCTL_MAGIC, 156, struct msmfb_mdp_pp)
Padmanabhan Komanduruf3b0c232012-07-27 20:46:06 +053071#define MSMFB_OVERLAY_VSYNC_CTRL _IOW(MSMFB_IOCTL_MAGIC, 160, unsigned int)
72#define MSMFB_VSYNC_CTRL _IOW(MSMFB_IOCTL_MAGIC, 161, unsigned int)
Ken Zhang5cf85c02012-08-23 19:32:52 -070073#define MSMFB_METADATA_SET _IOW(MSMFB_IOCTL_MAGIC, 162, struct msmfb_metadata)
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070074#define FB_TYPE_3D_PANEL 0x10101010
75#define MDP_IMGTYPE2_START 0x10000
76#define MSMFB_DRIVER_VERSION 0xF9E8D701
Daniel Walkerda6df072010-04-23 16:04:20 -070077
78enum {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070079 NOTIFY_UPDATE_START,
80 NOTIFY_UPDATE_STOP,
81};
82
83enum {
84 MDP_RGB_565, /* RGB 565 planer */
85 MDP_XRGB_8888, /* RGB 888 padded */
86 MDP_Y_CBCR_H2V2, /* Y and CbCr, pseudo planer w/ Cb is in MSB */
Padmanabhan Komandurud9f38b02012-02-02 18:57:03 +053087 MDP_Y_CBCR_H2V2_ADRENO,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070088 MDP_ARGB_8888, /* ARGB 888 */
89 MDP_RGB_888, /* RGB 888 planer */
90 MDP_Y_CRCB_H2V2, /* Y and CrCb, pseudo planer w/ Cr is in MSB */
91 MDP_YCRYCB_H2V1, /* YCrYCb interleave */
92 MDP_Y_CRCB_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
93 MDP_Y_CBCR_H2V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -070094 MDP_Y_CRCB_H1V2,
95 MDP_Y_CBCR_H1V2,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -070096 MDP_RGBA_8888, /* ARGB 888 */
97 MDP_BGRA_8888, /* ABGR 888 */
98 MDP_RGBX_8888, /* RGBX 888 */
99 MDP_Y_CRCB_H2V2_TILE, /* Y and CrCb, pseudo planer tile */
100 MDP_Y_CBCR_H2V2_TILE, /* Y and CbCr, pseudo planer tile */
101 MDP_Y_CR_CB_H2V2, /* Y, Cr and Cb, planar */
Pradeep Jilagam9b4a6be2011-10-03 17:19:20 +0530102 MDP_Y_CR_CB_GH2V2, /* Y, Cr and Cb, planar aligned to Android YV12 */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700103 MDP_Y_CB_CR_H2V2, /* Y, Cb and Cr, planar */
104 MDP_Y_CRCB_H1V1, /* Y and CrCb, pseduo planer w/ Cr is in MSB */
105 MDP_Y_CBCR_H1V1, /* Y and CbCr, pseduo planer w/ Cb is in MSB */
Adrian Salido-Moreno2b410482011-08-15 10:40:40 -0700106 MDP_YCRCB_H1V1, /* YCrCb interleave */
107 MDP_YCBCR_H1V1, /* YCbCr interleave */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700108 MDP_BGR_565, /* BGR 565 planer */
Adrian Salido-Morenod559ef12012-07-12 20:16:14 -0700109 MDP_BGR_888, /* BGR 888 */
Adrian Salido-Moreno330c0bf2012-08-22 14:15:33 -0700110 MDP_Y_CBCR_H2V2_VENUS,
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700111 MDP_IMGTYPE_LIMIT,
kuogee hsieh1ce7e4c2012-01-13 14:05:54 -0800112 MDP_RGB_BORDERFILL, /* border fill pipe */
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700113 MDP_FB_FORMAT = MDP_IMGTYPE2_START, /* framebuffer format */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700114 MDP_IMGTYPE_LIMIT2 /* Non valid image type after this enum */
Daniel Walkerda6df072010-04-23 16:04:20 -0700115};
116
117enum {
118 PMEM_IMG,
119 FB_IMG,
120};
121
Liyuan Lid9736632011-11-11 13:47:59 -0800122enum {
123 HSIC_HUE = 0,
124 HSIC_SAT,
125 HSIC_INT,
126 HSIC_CON,
127 NUM_HSIC_PARAM,
128};
129
Adrian Salido-Moreno1857f062012-05-29 17:57:28 -0700130#define MDSS_MDP_ROT_ONLY 0x80
Adrian Salido-Morenoe55fa122012-05-29 15:36:08 -0700131#define MDSS_MDP_RIGHT_MIXER 0x100
132
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700133/* mdp_blit_req flag values */
134#define MDP_ROT_NOP 0
135#define MDP_FLIP_LR 0x1
136#define MDP_FLIP_UD 0x2
137#define MDP_ROT_90 0x4
138#define MDP_ROT_180 (MDP_FLIP_UD|MDP_FLIP_LR)
139#define MDP_ROT_270 (MDP_ROT_90|MDP_FLIP_UD|MDP_FLIP_LR)
140#define MDP_DITHER 0x8
141#define MDP_BLUR 0x10
142#define MDP_BLEND_FG_PREMULT 0x20000
143#define MDP_DEINTERLACE 0x80000000
144#define MDP_SHARPENING 0x40000000
145#define MDP_NO_DMA_BARRIER_START 0x20000000
146#define MDP_NO_DMA_BARRIER_END 0x10000000
147#define MDP_NO_BLIT 0x08000000
148#define MDP_BLIT_WITH_DMA_BARRIERS 0x000
149#define MDP_BLIT_WITH_NO_DMA_BARRIERS \
150 (MDP_NO_DMA_BARRIER_START | MDP_NO_DMA_BARRIER_END)
151#define MDP_BLIT_SRC_GEM 0x04000000
152#define MDP_BLIT_DST_GEM 0x02000000
153#define MDP_BLIT_NON_CACHED 0x01000000
154#define MDP_OV_PIPE_SHARE 0x00800000
155#define MDP_DEINTERLACE_ODD 0x00400000
156#define MDP_OV_PLAY_NOWAIT 0x00200000
157#define MDP_SOURCE_ROTATED_90 0x00100000
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700158#define MDP_OVERLAY_PP_CFG_EN 0x00080000
Ajay Singh Parmar4c7ccb32012-02-21 12:56:04 +0530159#define MDP_BACKEND_COMPOSITION 0x00040000
Nagamalleswararao Ganji880f8472011-12-14 03:52:28 -0800160#define MDP_BORDERFILL_SUPPORTED 0x00010000
161#define MDP_SECURE_OVERLAY_SESSION 0x00008000
162#define MDP_MEMORY_ID_TYPE_FB 0x00001000
Daniel Walkerda6df072010-04-23 16:04:20 -0700163
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700164#define MDP_TRANSP_NOP 0xffffffff
165#define MDP_ALPHA_NOP 0xff
166
167#define MDP_FB_PAGE_PROTECTION_NONCACHED (0)
168#define MDP_FB_PAGE_PROTECTION_WRITECOMBINE (1)
169#define MDP_FB_PAGE_PROTECTION_WRITETHROUGHCACHE (2)
170#define MDP_FB_PAGE_PROTECTION_WRITEBACKCACHE (3)
171#define MDP_FB_PAGE_PROTECTION_WRITEBACKWACACHE (4)
172/* Sentinel: Don't use! */
173#define MDP_FB_PAGE_PROTECTION_INVALID (5)
174/* Count of the number of MDP_FB_PAGE_PROTECTION_... values. */
175#define MDP_NUM_FB_PAGE_PROTECTION_VALUES (5)
Daniel Walkerda6df072010-04-23 16:04:20 -0700176
177struct mdp_rect {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700178 uint32_t x;
179 uint32_t y;
180 uint32_t w;
181 uint32_t h;
Daniel Walkerda6df072010-04-23 16:04:20 -0700182};
183
184struct mdp_img {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700185 uint32_t width;
186 uint32_t height;
187 uint32_t format;
188 uint32_t offset;
Daniel Walkerda6df072010-04-23 16:04:20 -0700189 int memory_id; /* the file descriptor */
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700190 uint32_t priv;
Daniel Walkerda6df072010-04-23 16:04:20 -0700191};
192
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700193/*
194 * {3x3} + {3} ccs matrix
195 */
196
197#define MDP_CCS_RGB2YUV 0
198#define MDP_CCS_YUV2RGB 1
199
200#define MDP_CCS_SIZE 9
201#define MDP_BV_SIZE 3
202
203struct mdp_ccs {
204 int direction; /* MDP_CCS_RGB2YUV or YUV2RGB */
205 uint16_t ccs[MDP_CCS_SIZE]; /* 3x3 color coefficients */
206 uint16_t bv[MDP_BV_SIZE]; /* 1x3 bias vector */
207};
208
Nagamalleswararao Ganji4b991722011-01-28 13:24:34 -0800209struct mdp_csc {
210 int id;
211 uint32_t csc_mv[9];
212 uint32_t csc_pre_bv[3];
213 uint32_t csc_post_bv[3];
214 uint32_t csc_pre_lv[6];
215 uint32_t csc_post_lv[6];
216};
217
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700218/* The version of the mdp_blit_req structure so that
219 * user applications can selectively decide which functionality
220 * to include
221 */
222
223#define MDP_BLIT_REQ_VERSION 2
224
Daniel Walkerda6df072010-04-23 16:04:20 -0700225struct mdp_blit_req {
226 struct mdp_img src;
227 struct mdp_img dst;
228 struct mdp_rect src_rect;
229 struct mdp_rect dst_rect;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700230 uint32_t alpha;
231 uint32_t transp_mask;
232 uint32_t flags;
233 int sharpening_strength; /* -127 <--> 127, default 64 */
Daniel Walkerda6df072010-04-23 16:04:20 -0700234};
235
236struct mdp_blit_req_list {
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700237 uint32_t count;
Daniel Walkerda6df072010-04-23 16:04:20 -0700238 struct mdp_blit_req req[];
239};
240
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700241#define MSMFB_DATA_VERSION 2
242
243struct msmfb_data {
244 uint32_t offset;
245 int memory_id;
246 int id;
247 uint32_t flags;
248 uint32_t priv;
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800249 uint32_t iova;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700250};
251
252#define MSMFB_NEW_REQUEST -1
253
254struct msmfb_overlay_data {
255 uint32_t id;
256 struct msmfb_data data;
257 uint32_t version_key;
258 struct msmfb_data plane1_data;
259 struct msmfb_data plane2_data;
Adrian Salido-Moreno1857f062012-05-29 17:57:28 -0700260 struct msmfb_data dst_data;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700261};
262
263struct msmfb_img {
264 uint32_t width;
265 uint32_t height;
266 uint32_t format;
267};
268
Vinay Kalia27020d12011-10-14 17:50:29 -0700269#define MSMFB_WRITEBACK_DEQUEUE_BLOCKING 0x1
270struct msmfb_writeback_data {
271 struct msmfb_data buf_info;
272 struct msmfb_img img;
273};
274
Ken Zhang77ce0192012-08-10 11:27:19 -0400275#define MDP_PP_OPS_ENABLE 0x1
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700276#define MDP_PP_OPS_READ 0x2
277#define MDP_PP_OPS_WRITE 0x4
Ken Zhang77ce0192012-08-10 11:27:19 -0400278#define MDP_PP_OPS_DISABLE 0x8
Ken Zhang824758e2012-08-15 11:02:21 -0400279#define MDP_PP_IGC_FLAG_ROM0 0x10
280#define MDP_PP_IGC_FLAG_ROM1 0x20
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700281
282struct mdp_qseed_cfg {
283 uint32_t table_num;
284 uint32_t ops;
285 uint32_t len;
286 uint32_t *data;
287};
288
289struct mdp_qseed_cfg_data {
290 uint32_t block;
291 struct mdp_qseed_cfg qseed_data;
292};
293
294#define MDP_OVERLAY_PP_CSC_CFG 0x1
295#define MDP_OVERLAY_PP_QSEED_CFG 0x2
296
297#define MDP_CSC_FLAG_ENABLE 0x1
298#define MDP_CSC_FLAG_YUV_IN 0x2
299#define MDP_CSC_FLAG_YUV_OUT 0x4
300
301struct mdp_csc_cfg {
302 /* flags for enable CSC, toggling RGB,YUV input/output */
303 uint32_t flags;
304 uint32_t csc_mv[9];
305 uint32_t csc_pre_bv[3];
306 uint32_t csc_post_bv[3];
307 uint32_t csc_pre_lv[6];
308 uint32_t csc_post_lv[6];
309};
310
311struct mdp_csc_cfg_data {
312 uint32_t block;
313 struct mdp_csc_cfg csc_data;
314};
315
316struct mdp_overlay_pp_params {
317 uint32_t config_ops;
318 struct mdp_csc_cfg csc_cfg;
319 struct mdp_qseed_cfg qseed_cfg[2];
320};
321
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700322struct mdp_overlay {
323 struct msmfb_img src;
324 struct mdp_rect src_rect;
325 struct mdp_rect dst_rect;
326 uint32_t z_order; /* stage number */
327 uint32_t is_fg; /* control alpha & transp */
328 uint32_t alpha;
329 uint32_t transp_mask;
330 uint32_t flags;
331 uint32_t id;
332 uint32_t user_data[8];
Carl Vanderlipdfe57512012-07-23 12:34:47 -0700333 struct mdp_overlay_pp_params overlay_pp_cfg;
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700334};
335
336struct msmfb_overlay_3d {
337 uint32_t is_3d;
338 uint32_t width;
339 uint32_t height;
340};
341
342
343struct msmfb_overlay_blt {
344 uint32_t enable;
345 uint32_t offset;
346 uint32_t width;
347 uint32_t height;
348 uint32_t bpp;
349};
350
351struct mdp_histogram {
352 uint32_t frame_cnt;
353 uint32_t bin_cnt;
354 uint32_t *r;
355 uint32_t *g;
356 uint32_t *b;
357};
358
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800359
360/*
361
Ken Zhang6a431632012-08-08 16:46:22 -0400362 mdp_block_type defines the identifiers for pipes in MDP 4.3 and up
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800363
364 MDP_BLOCK_RESERVED is provided for backward compatibility and is
365 deprecated. It corresponds to DMA_P. So MDP_BLOCK_DMA_P should be used
366 instead.
367
Ken Zhang6a431632012-08-08 16:46:22 -0400368 MDP_LOGICAL_BLOCK_DISP_0 identifies the display pipe which fb0 uses,
369 same for others.
370
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800371*/
372
373enum {
374 MDP_BLOCK_RESERVED = 0,
375 MDP_BLOCK_OVERLAY_0,
376 MDP_BLOCK_OVERLAY_1,
377 MDP_BLOCK_VG_1,
378 MDP_BLOCK_VG_2,
379 MDP_BLOCK_RGB_1,
380 MDP_BLOCK_RGB_2,
381 MDP_BLOCK_DMA_P,
382 MDP_BLOCK_DMA_S,
383 MDP_BLOCK_DMA_E,
Pravin Tamkhaneb18c9e22012-04-13 18:29:34 -0700384 MDP_BLOCK_OVERLAY_2,
Ken Zhang6a431632012-08-08 16:46:22 -0400385 MDP_LOGICAL_BLOCK_DISP_0 = 0x1000,
386 MDP_LOGICAL_BLOCK_DISP_1,
387 MDP_LOGICAL_BLOCK_DISP_2,
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800388 MDP_BLOCK_MAX,
389};
390
Carl Vanderlipba093a22011-11-22 13:59:59 -0800391/*
392 * mdp_histogram_start_req is used to provide the parameters for
393 * histogram start request
394 */
395
396struct mdp_histogram_start_req {
397 uint32_t block;
398 uint8_t frame_cnt;
399 uint8_t bit_mask;
400 uint8_t num_bins;
401};
402
403/*
404 * mdp_histogram_data is used to return the histogram data, once
405 * the histogram is done/stopped/cance
406 */
407
408struct mdp_histogram_data {
409 uint32_t block;
410 uint8_t bin_cnt;
411 uint32_t *c0;
412 uint32_t *c1;
413 uint32_t *c2;
Carl Vanderlip7b8b6402012-03-01 10:58:03 -0800414 uint32_t *extra_info;
Carl Vanderlipba093a22011-11-22 13:59:59 -0800415};
416
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800417struct mdp_pcc_coeff {
418 uint32_t c, r, g, b, rr, gg, bb, rg, gb, rb, rgb_0, rgb_1;
419};
420
421struct mdp_pcc_cfg_data {
422 uint32_t block;
423 uint32_t ops;
424 struct mdp_pcc_coeff r, g, b;
425};
426
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400427#define MDP_GAMUT_TABLE_NUM 8
428
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800429enum {
430 mdp_lut_igc,
431 mdp_lut_pgc,
432 mdp_lut_hist,
433 mdp_lut_max,
434};
435
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800436struct mdp_igc_lut_data {
437 uint32_t block;
438 uint32_t len, ops;
439 uint32_t *c0_c1_data;
440 uint32_t *c2_data;
441};
442
443struct mdp_ar_gc_lut_data {
444 uint32_t x_start;
445 uint32_t slope;
446 uint32_t offset;
447};
448
449struct mdp_pgc_lut_data {
450 uint32_t block;
451 uint32_t flags;
452 uint8_t num_r_stages;
453 uint8_t num_g_stages;
454 uint8_t num_b_stages;
455 struct mdp_ar_gc_lut_data *r_data;
456 struct mdp_ar_gc_lut_data *g_data;
457 struct mdp_ar_gc_lut_data *b_data;
458};
459
460
461struct mdp_hist_lut_data {
462 uint32_t block;
463 uint32_t ops;
464 uint32_t len;
465 uint32_t *data;
466};
467
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800468struct mdp_lut_cfg_data {
469 uint32_t lut_type;
470 union {
471 struct mdp_igc_lut_data igc_lut_data;
472 struct mdp_pgc_lut_data pgc_lut_data;
473 struct mdp_hist_lut_data hist_lut_data;
474 } data;
475};
476
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700477struct mdp_bl_scale_data {
478 uint32_t min_lvl;
479 uint32_t scale;
480};
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700481
Ken Zhang77ce0192012-08-10 11:27:19 -0400482struct mdp_pa_cfg_data {
483 uint32_t block;
484 uint32_t flags;
485 uint32_t hue_adj;
486 uint32_t sat_adj;
487 uint32_t val_adj;
488 uint32_t cont_adj;
489};
490
Ken Zhang7fb85772012-08-18 14:51:33 -0400491struct mdp_dither_cfg_data {
492 uint32_t block;
493 uint32_t flags;
494 uint32_t g_y_depth;
495 uint32_t r_cr_depth;
496 uint32_t b_cb_depth;
497};
498
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400499struct mdp_gamut_cfg_data {
500 uint32_t block;
501 uint32_t flags;
502 uint32_t gamut_first;
503 uint32_t tbl_size[MDP_GAMUT_TABLE_NUM];
504 uint16_t *r_tbl[MDP_GAMUT_TABLE_NUM];
505 uint16_t *g_tbl[MDP_GAMUT_TABLE_NUM];
506 uint16_t *b_tbl[MDP_GAMUT_TABLE_NUM];
507};
508
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800509enum {
510 mdp_op_pcc_cfg,
511 mdp_op_csc_cfg,
512 mdp_op_lut_cfg,
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700513 mdp_op_qseed_cfg,
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700514 mdp_bl_scale_cfg,
Ken Zhang77ce0192012-08-10 11:27:19 -0400515 mdp_op_pa_cfg,
Ken Zhang7fb85772012-08-18 14:51:33 -0400516 mdp_op_dither_cfg,
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400517 mdp_op_gamut_cfg,
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800518 mdp_op_max,
519};
520
521struct msmfb_mdp_pp {
522 uint32_t op;
523 union {
524 struct mdp_pcc_cfg_data pcc_cfg_data;
525 struct mdp_csc_cfg_data csc_cfg_data;
526 struct mdp_lut_cfg_data lut_cfg_data;
Pravin Tamkhane67726da2012-04-13 11:59:11 -0700527 struct mdp_qseed_cfg_data qseed_cfg_data;
Carl Vanderlipf0fd8e72012-05-03 15:08:20 -0700528 struct mdp_bl_scale_data bl_scale_data;
Ken Zhang77ce0192012-08-10 11:27:19 -0400529 struct mdp_pa_cfg_data pa_cfg_data;
Ken Zhang7fb85772012-08-18 14:51:33 -0400530 struct mdp_dither_cfg_data dither_cfg_data;
Ken Zhangbf5fb4c2012-08-19 14:41:01 -0400531 struct mdp_gamut_cfg_data gamut_cfg_data;
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800532 } data;
533};
534
Ken Zhang5cf85c02012-08-23 19:32:52 -0700535enum {
536 metadata_op_none,
537 metadata_op_base_blend,
538 metadata_op_max
539};
Pravin Tamkhane02a40682011-11-29 14:17:01 -0800540
Ken Zhang5cf85c02012-08-23 19:32:52 -0700541struct mdp_blend_cfg {
542 uint32_t is_premultiplied;
543};
544
545struct msmfb_metadata {
546 uint32_t op;
547 uint32_t flags;
548 union {
549 struct mdp_blend_cfg blend_cfg;
550 } data;
551};
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700552struct mdp_page_protection {
553 uint32_t page_protection;
554};
555
kuogee hsieh405dc302011-07-21 15:06:59 -0700556
557struct mdp_mixer_info {
558 int pndx;
559 int pnum;
560 int ptype;
561 int mixer_num;
562 int z_order;
563};
564
565#define MAX_PIPE_PER_MIXER 4
566
567struct msmfb_mixer_info_req {
568 int mixer_num;
569 int cnt;
570 struct mdp_mixer_info info[MAX_PIPE_PER_MIXER];
571};
572
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700573enum {
574 DISPLAY_SUBSYSTEM_ID,
575 ROTATOR_SUBSYSTEM_ID,
576};
kuogee hsieh405dc302011-07-21 15:06:59 -0700577
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700578#ifdef __KERNEL__
Adrian Salido-Moreno00baebf2012-08-03 10:23:20 -0700579int msm_fb_get_iommu_domain(void);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700580/* get the framebuffer physical address information */
Ravishangar Kalyanam6bc448a2012-03-14 11:31:52 -0700581int get_fb_phys_info(unsigned long *start, unsigned long *len, int fb_num,
582 int subsys_id);
Vinay Kalia27020d12011-10-14 17:50:29 -0700583struct fb_info *msm_fb_get_writeback_fb(void);
584int msm_fb_writeback_init(struct fb_info *info);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800585int msm_fb_writeback_start(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700586int msm_fb_writeback_queue_buffer(struct fb_info *info,
587 struct msmfb_data *data);
588int msm_fb_writeback_dequeue_buffer(struct fb_info *info,
589 struct msmfb_data *data);
Vinay Kaliae1ba2702011-12-21 16:24:52 -0800590int msm_fb_writeback_stop(struct fb_info *info);
Vinay Kalia27020d12011-10-14 17:50:29 -0700591int msm_fb_writeback_terminate(struct fb_info *info);
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700592#endif
593
594#endif /*_MSM_MDP_H_*/