blob: 4877e35ae2028b97fe58b7756b52196c2d44ce8e [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * File pci-acpi.h
3 *
4 * Copyright (C) 2004 Intel
5 * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
6 */
7
8#ifndef _PCI_ACPI_H_
9#define _PCI_ACPI_H_
10
11#define OSC_QUERY_TYPE 0
12#define OSC_SUPPORT_TYPE 1
13#define OSC_CONTROL_TYPE 2
14#define OSC_SUPPORT_MASKS 0x1f
15
16/*
17 * _OSC DW0 Definition
18 */
19#define OSC_QUERY_ENABLE 1
20#define OSC_REQUEST_ERROR 2
21#define OSC_INVALID_UUID_ERROR 4
22#define OSC_INVALID_REVISION_ERROR 8
23#define OSC_CAPABILITIES_MASK_ERROR 16
24
25/*
26 * _OSC DW1 Definition (OS Support Fields)
27 */
28#define OSC_EXT_PCI_CONFIG_SUPPORT 1
29#define OSC_ACTIVE_STATE_PWR_SUPPORT 2
30#define OSC_CLOCK_PWR_CAPABILITY_SUPPORT 4
31#define OSC_PCI_SEGMENT_GROUPS_SUPPORT 8
32#define OSC_MSI_SUPPORT 16
33
34/*
35 * _OSC DW1 Definition (OS Control Fields)
36 */
37#define OSC_PCI_EXPRESS_NATIVE_HP_CONTROL 1
38#define OSC_SHPC_NATIVE_HP_CONTROL 2
39#define OSC_PCI_EXPRESS_PME_CONTROL 4
40#define OSC_PCI_EXPRESS_AER_CONTROL 8
41#define OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL 16
42
43#define OSC_CONTROL_MASKS (OSC_PCI_EXPRESS_NATIVE_HP_CONTROL | \
44 OSC_SHPC_NATIVE_HP_CONTROL | \
45 OSC_PCI_EXPRESS_PME_CONTROL | \
46 OSC_PCI_EXPRESS_AER_CONTROL | \
47 OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL)
48
49#ifdef CONFIG_ACPI
rajesh.shah@intel.com427bf532005-10-31 16:20:11 -080050extern acpi_status pci_osc_control_set(acpi_handle handle, u32 flags);
Linus Torvalds1da177e2005-04-16 15:20:36 -070051extern acpi_status pci_osc_support_set(u32 flags);
52#else
53#if !defined(acpi_status)
54typedef u32 acpi_status;
55#define AE_ERROR (acpi_status) (0x0001)
56#endif
rajesh.shah@intel.com427bf532005-10-31 16:20:11 -080057static inline acpi_status pci_osc_control_set(acpi_handle handle, u32 flags)
58{return AE_ERROR;}
Linus Torvalds1da177e2005-04-16 15:20:36 -070059static inline acpi_status pci_osc_support_set(u32 flags) {return AE_ERROR;}
60#endif
61
62#endif /* _PCI_ACPI_H_ */