Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm / cd93219330380ffafc167b0aee0d3b4e2339da4f / . / arch / arm / mach-msm / include / mach / iommu_hw-v1.h
blob: 4f08187d448ad9d54bd4f6e27ac9c606e0c3a568 [file] [log] [blame]
Olav Haugane6d01ef2013-01-25 16:55:44 -0800[diff] [blame]1/* Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 */
12
13#ifndef __ARCH_ARM_MACH_MSM_IOMMU_HW_V2_H
14#define __ARCH_ARM_MACH_MSM_IOMMU_HW_V2_H
15
16#define CTX_SHIFT 12
17#define CTX_OFFSET 0x8000
Stepan Moskovchenko880a3182012-10-01 12:35:24 -0700[diff] [blame]18#define IMPLDEF_OFFSET 0x2000
19#define IMPLDEF_LENGTH 0xDFF
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]20
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]21#define GET_GLOBAL_REG(reg, base) (readl_relaxed((base) + (reg)))
22#define GET_CTX_REG(reg, base, ctx) \
23 (readl_relaxed((base) + CTX_OFFSET + (reg) + ((ctx) << CTX_SHIFT)))
24
25#define SET_GLOBAL_REG(reg, base, val) writel_relaxed((val), ((base) + (reg)))
26
27#define SET_CTX_REG(reg, base, ctx, val) \
28 writel_relaxed((val), \
29 ((base) + CTX_OFFSET + (reg) + ((ctx) << CTX_SHIFT)))
30
31/* Wrappers for numbered registers */
32#define SET_GLOBAL_REG_N(b, n, r, v) SET_GLOBAL_REG((b), ((r) + (n << 2)), (v))
33#define GET_GLOBAL_REG_N(b, n, r) GET_GLOBAL_REG((b), ((r) + (n << 2)))
34
35/* Field wrappers */
36#define GET_GLOBAL_FIELD(b, r, F) \
37 GET_FIELD(((b) + (r)), r##_##F##_MASK, r##_##F##_SHIFT)
38#define GET_CONTEXT_FIELD(b, c, r, F) \
39 GET_FIELD(((b) + CTX_OFFSET + (r) + ((c) << CTX_SHIFT)), \
40 r##_##F##_MASK, r##_##F##_SHIFT)
41
42#define SET_GLOBAL_FIELD(b, r, F, v) \
43 SET_FIELD(((b) + (r)), r##_##F##_MASK, r##_##F##_SHIFT, (v))
44#define SET_CONTEXT_FIELD(b, c, r, F, v) \
45 SET_FIELD(((b) + CTX_OFFSET + (r) + ((c) << CTX_SHIFT)), \
46 r##_##F##_MASK, r##_##F##_SHIFT, (v))
47
48/* Wrappers for numbered field registers */
49#define SET_GLOBAL_FIELD_N(b, n, r, F, v) \
50 SET_FIELD(((b) + ((n) << 2) + (r)), r##_##F##_MASK, r##_##F##_SHIFT, v)
51#define GET_GLOBAL_FIELD_N(b, n, r, F) \
52 GET_FIELD(((b) + ((n) << 2) + (r)), r##_##F##_MASK, r##_##F##_SHIFT)
53
54#define GET_FIELD(addr, mask, shift) ((readl_relaxed(addr) >> (shift)) & (mask))
55
56#define SET_FIELD(addr, mask, shift, v) \
57do { \
58 int t = readl_relaxed(addr); \
59 writel_relaxed((t & ~((mask) << (shift))) + (((v) & \
60 (mask)) << (shift)), addr); \
61} while (0)
62
63
64/* Global register space 0 setters / getters */
65#define SET_CR0(b, v) SET_GLOBAL_REG(CR0, (b), (v))
66#define SET_SCR1(b, v) SET_GLOBAL_REG(SCR1, (b), (v))
67#define SET_CR2(b, v) SET_GLOBAL_REG(CR2, (b), (v))
68#define SET_ACR(b, v) SET_GLOBAL_REG(ACR, (b), (v))
69#define SET_IDR0(b, N, v) SET_GLOBAL_REG(IDR0, (b), (v))
70#define SET_IDR1(b, N, v) SET_GLOBAL_REG(IDR1, (b), (v))
71#define SET_IDR2(b, N, v) SET_GLOBAL_REG(IDR2, (b), (v))
72#define SET_IDR7(b, N, v) SET_GLOBAL_REG(IDR7, (b), (v))
73#define SET_GFAR(b, v) SET_GLOBAL_REG(GFAR, (b), (v))
74#define SET_GFSR(b, v) SET_GLOBAL_REG(GFSR, (b), (v))
75#define SET_GFSRRESTORE(b, v) SET_GLOBAL_REG(GFSRRESTORE, (b), (v))
76#define SET_GFSYNR0(b, v) SET_GLOBAL_REG(GFSYNR0, (b), (v))
77#define SET_GFSYNR1(b, v) SET_GLOBAL_REG(GFSYNR1, (b), (v))
78#define SET_GFSYNR2(b, v) SET_GLOBAL_REG(GFSYNR2, (b), (v))
79#define SET_TLBIVMID(b, v) SET_GLOBAL_REG(TLBIVMID, (b), (v))
80#define SET_TLBIALLNSNH(b, v) SET_GLOBAL_REG(TLBIALLNSNH, (b), (v))
81#define SET_TLBIALLH(b, v) SET_GLOBAL_REG(TLBIALLH, (b), (v))
82#define SET_TLBGSYNC(b, v) SET_GLOBAL_REG(TLBGSYNC, (b), (v))
83#define SET_TLBGSTATUS(b, v) SET_GLOBAL_REG(TLBSTATUS, (b), (v))
84#define SET_TLBIVAH(b, v) SET_GLOBAL_REG(TLBIVAH, (b), (v))
85#define SET_GATS1UR(b, v) SET_GLOBAL_REG(GATS1UR, (b), (v))
86#define SET_GATS1UW(b, v) SET_GLOBAL_REG(GATS1UW, (b), (v))
87#define SET_GATS1PR(b, v) SET_GLOBAL_REG(GATS1PR, (b), (v))
88#define SET_GATS1PW(b, v) SET_GLOBAL_REG(GATS1PW, (b), (v))
89#define SET_GATS12UR(b, v) SET_GLOBAL_REG(GATS12UR, (b), (v))
90#define SET_GATS12UW(b, v) SET_GLOBAL_REG(GATS12UW, (b), (v))
91#define SET_GATS12PR(b, v) SET_GLOBAL_REG(GATS12PR, (b), (v))
92#define SET_GATS12PW(b, v) SET_GLOBAL_REG(GATS12PW, (b), (v))
93#define SET_GPAR(b, v) SET_GLOBAL_REG(GPAR, (b), (v))
94#define SET_GATSR(b, v) SET_GLOBAL_REG(GATSR, (b), (v))
95#define SET_NSCR0(b, v) SET_GLOBAL_REG(NSCR0, (b), (v))
96#define SET_NSCR2(b, v) SET_GLOBAL_REG(NSCR2, (b), (v))
97#define SET_NSACR(b, v) SET_GLOBAL_REG(NSACR, (b), (v))
98#define SET_PMCR(b, v) SET_GLOBAL_REG(PMCR, (b), (v))
99#define SET_SMR_N(b, N, v) SET_GLOBAL_REG_N(SMR, N, (b), (v))
100#define SET_S2CR_N(b, N, v) SET_GLOBAL_REG_N(S2CR, N, (b), (v))
101
102#define GET_CR0(b) GET_GLOBAL_REG(CR0, (b))
103#define GET_SCR1(b) GET_GLOBAL_REG(SCR1, (b))
104#define GET_CR2(b) GET_GLOBAL_REG(CR2, (b))
105#define GET_ACR(b) GET_GLOBAL_REG(ACR, (b))
106#define GET_IDR0(b, N) GET_GLOBAL_REG(IDR0, (b))
107#define GET_IDR1(b, N) GET_GLOBAL_REG(IDR1, (b))
108#define GET_IDR2(b, N) GET_GLOBAL_REG(IDR2, (b))
109#define GET_IDR7(b, N) GET_GLOBAL_REG(IDR7, (b))
110#define GET_GFAR(b) GET_GLOBAL_REG(GFAR, (b))
111#define GET_GFSR(b) GET_GLOBAL_REG(GFSR, (b))
112#define GET_GFSRRESTORE(b) GET_GLOBAL_REG(GFSRRESTORE, (b))
113#define GET_GFSYNR0(b) GET_GLOBAL_REG(GFSYNR0, (b))
114#define GET_GFSYNR1(b) GET_GLOBAL_REG(GFSYNR1, (b))
115#define GET_GFSYNR2(b) GET_GLOBAL_REG(GFSYNR2, (b))
116#define GET_TLBIVMID(b) GET_GLOBAL_REG(TLBIVMID, (b))
117#define GET_TLBIALLNSNH(b) GET_GLOBAL_REG(TLBIALLNSNH, (b))
118#define GET_TLBIALLH(b) GET_GLOBAL_REG(TLBIALLH, (b))
119#define GET_TLBGSYNC(b) GET_GLOBAL_REG(TLBGSYNC, (b))
120#define GET_TLBGSTATUS(b) GET_GLOBAL_REG(TLBSTATUS, (b))
121#define GET_TLBIVAH(b) GET_GLOBAL_REG(TLBIVAH, (b))
122#define GET_GATS1UR(b) GET_GLOBAL_REG(GATS1UR, (b))
123#define GET_GATS1UW(b) GET_GLOBAL_REG(GATS1UW, (b))
124#define GET_GATS1PR(b) GET_GLOBAL_REG(GATS1PR, (b))
125#define GET_GATS1PW(b) GET_GLOBAL_REG(GATS1PW, (b))
126#define GET_GATS12UR(b) GET_GLOBAL_REG(GATS12UR, (b))
127#define GET_GATS12UW(b) GET_GLOBAL_REG(GATS12UW, (b))
128#define GET_GATS12PR(b) GET_GLOBAL_REG(GATS12PR, (b))
129#define GET_GATS12PW(b) GET_GLOBAL_REG(GATS12PW, (b))
130#define GET_GPAR(b) GET_GLOBAL_REG(GPAR, (b))
131#define GET_GATSR(b) GET_GLOBAL_REG(GATSR, (b))
132#define GET_NSCR0(b) GET_GLOBAL_REG(NSCR0, (b))
133#define GET_NSCR2(b) GET_GLOBAL_REG(NSCR2, (b))
134#define GET_NSACR(b) GET_GLOBAL_REG(NSACR, (b))
135#define GET_PMCR(b, v) GET_GLOBAL_REG(PMCR, (b))
136#define GET_SMR_N(b, N) GET_GLOBAL_REG_N(SMR, N, (b))
137#define GET_S2CR_N(b, N) GET_GLOBAL_REG_N(S2CR, N, (b))
138
139/* Global register space 1 setters / getters */
140#define SET_CBAR_N(b, N, v) SET_GLOBAL_REG_N(CBAR, N, (b), (v))
141#define SET_CBFRSYNRA_N(b, N, v) SET_GLOBAL_REG_N(CBFRSYNRA, N, (b), (v))
142
143#define GET_CBAR_N(b, N) GET_GLOBAL_REG_N(CBAR, N, (b))
144#define GET_CBFRSYNRA_N(b, N) GET_GLOBAL_REG_N(CBFRSYNRA, N, (b))
145
146/* Implementation defined register setters/getters */
Olav Haugancd932192013-01-31 18:30:15 -0800[diff] [blame^]147#define SET_MICRO_MMU_CTRL_HALT_REQ(b, v) \
148 SET_GLOBAL_FIELD(b, MICRO_MMU_CTRL, HALT_REQ, v)
149#define GET_MICRO_MMU_CTRL_IDLE(b) \
150 GET_GLOBAL_FIELD(b, MICRO_MMU_CTRL, IDLE)
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]151#define SET_PREDICTIONDIS0(b, v) SET_GLOBAL_REG(PREDICTIONDIS0, (b), (v))
152#define SET_PREDICTIONDIS1(b, v) SET_GLOBAL_REG(PREDICTIONDIS1, (b), (v))
153#define SET_S1L1BFBLP0(b, v) SET_GLOBAL_REG(S1L1BFBLP0, (b), (v))
154
155/* SSD register setters/getters */
156#define SET_SSDR_N(b, N, v) SET_GLOBAL_REG_N(SSDR_N, N, (b), (v))
157
158#define GET_SSDR_N(b, N) GET_GLOBAL_REG_N(SSDR_N, N, (b))
159
160/* Context bank register setters/getters */
161#define SET_SCTLR(b, c, v) SET_CTX_REG(CB_SCTLR, (b), (c), (v))
162#define SET_ACTLR(b, c, v) SET_CTX_REG(CB_ACTLR, (b), (c), (v))
163#define SET_RESUME(b, c, v) SET_CTX_REG(CB_RESUME, (b), (c), (v))
164#define SET_TTBR0(b, c, v) SET_CTX_REG(CB_TTBR0, (b), (c), (v))
165#define SET_TTBR1(b, c, v) SET_CTX_REG(CB_TTBR1, (b), (c), (v))
166#define SET_TTBCR(b, c, v) SET_CTX_REG(CB_TTBCR, (b), (c), (v))
167#define SET_CONTEXTIDR(b, c, v) SET_CTX_REG(CB_CONTEXTIDR, (b), (c), (v))
168#define SET_PRRR(b, c, v) SET_CTX_REG(CB_PRRR, (b), (c), (v))
169#define SET_NMRR(b, c, v) SET_CTX_REG(CB_NMRR, (b), (c), (v))
170#define SET_PAR(b, c, v) SET_CTX_REG(CB_PAR, (b), (c), (v))
171#define SET_FSR(b, c, v) SET_CTX_REG(CB_FSR, (b), (c), (v))
172#define SET_FSRRESTORE(b, c, v) SET_CTX_REG(CB_FSRRESTORE, (b), (c), (v))
173#define SET_FAR(b, c, v) SET_CTX_REG(CB_FAR, (b), (c), (v))
174#define SET_FSYNR0(b, c, v) SET_CTX_REG(CB_FSYNR0, (b), (c), (v))
175#define SET_FSYNR1(b, c, v) SET_CTX_REG(CB_FSYNR1, (b), (c), (v))
176#define SET_TLBIVA(b, c, v) SET_CTX_REG(CB_TLBIVA, (b), (c), (v))
177#define SET_TLBIVAA(b, c, v) SET_CTX_REG(CB_TLBIVAA, (b), (c), (v))
178#define SET_TLBIASID(b, c, v) SET_CTX_REG(CB_TLBIASID, (b), (c), (v))
179#define SET_TLBIALL(b, c, v) SET_CTX_REG(CB_TLBIALL, (b), (c), (v))
180#define SET_TLBIVAL(b, c, v) SET_CTX_REG(CB_TLBIVAL, (b), (c), (v))
181#define SET_TLBIVAAL(b, c, v) SET_CTX_REG(CB_TLBIVAAL, (b), (c), (v))
182#define SET_TLBSYNC(b, c, v) SET_CTX_REG(CB_TLBSYNC, (b), (c), (v))
183#define SET_TLBSTATUS(b, c, v) SET_CTX_REG(CB_TLBSTATUS, (b), (c), (v))
184#define SET_ATS1PR(b, c, v) SET_CTX_REG(CB_ATS1PR, (b), (c), (v))
185#define SET_ATS1PW(b, c, v) SET_CTX_REG(CB_ATS1PW, (b), (c), (v))
186#define SET_ATS1UR(b, c, v) SET_CTX_REG(CB_ATS1UR, (b), (c), (v))
187#define SET_ATS1UW(b, c, v) SET_CTX_REG(CB_ATS1UW, (b), (c), (v))
188#define SET_ATSR(b, c, v) SET_CTX_REG(CB_ATSR, (b), (c), (v))
189
190#define GET_SCTLR(b, c) GET_CTX_REG(CB_SCTLR, (b), (c))
191#define GET_ACTLR(b, c) GET_CTX_REG(CB_ACTLR, (b), (c))
192#define GET_RESUME(b, c) GET_CTX_REG(CB_RESUME, (b), (c))
193#define GET_TTBR0(b, c) GET_CTX_REG(CB_TTBR0, (b), (c))
194#define GET_TTBR1(b, c) GET_CTX_REG(CB_TTBR1, (b), (c))
195#define GET_TTBCR(b, c) GET_CTX_REG(CB_TTBCR, (b), (c))
196#define GET_CONTEXTIDR(b, c) GET_CTX_REG(CB_CONTEXTIDR, (b), (c))
197#define GET_PRRR(b, c) GET_CTX_REG(CB_PRRR, (b), (c))
198#define GET_NMRR(b, c) GET_CTX_REG(CB_NMRR, (b), (c))
199#define GET_PAR(b, c) GET_CTX_REG(CB_PAR, (b), (c))
200#define GET_FSR(b, c) GET_CTX_REG(CB_FSR, (b), (c))
201#define GET_FSRRESTORE(b, c) GET_CTX_REG(CB_FSRRESTORE, (b), (c))
202#define GET_FAR(b, c) GET_CTX_REG(CB_FAR, (b), (c))
203#define GET_FSYNR0(b, c) GET_CTX_REG(CB_FSYNR0, (b), (c))
204#define GET_FSYNR1(b, c) GET_CTX_REG(CB_FSYNR1, (b), (c))
205#define GET_TLBIVA(b, c) GET_CTX_REG(CB_TLBIVA, (b), (c))
206#define GET_TLBIVAA(b, c) GET_CTX_REG(CB_TLBIVAA, (b), (c))
207#define GET_TLBIASID(b, c) GET_CTX_REG(CB_TLBIASID, (b), (c))
208#define GET_TLBIALL(b, c) GET_CTX_REG(CB_TLBIALL, (b), (c))
209#define GET_TLBIVAL(b, c) GET_CTX_REG(CB_TLBIVAL, (b), (c))
210#define GET_TLBIVAAL(b, c) GET_CTX_REG(CB_TLBIVAAL, (b), (c))
211#define GET_TLBSYNC(b, c) GET_CTX_REG(CB_TLBSYNC, (b), (c))
212#define GET_TLBSTATUS(b, c) GET_CTX_REG(CB_TLBSTATUS, (b), (c))
213#define GET_ATS1PR(b, c) GET_CTX_REG(CB_ATS1PR, (b), (c))
214#define GET_ATS1PW(b, c) GET_CTX_REG(CB_ATS1PW, (b), (c))
215#define GET_ATS1UR(b, c) GET_CTX_REG(CB_ATS1UR, (b), (c))
216#define GET_ATS1UW(b, c) GET_CTX_REG(CB_ATS1UW, (b), (c))
217#define GET_ATSR(b, c) GET_CTX_REG(CB_ATSR, (b), (c))
218
219/* Global Register field setters / getters */
220/* Configuration Register: CR0 */
221#define SET_CR0_NSCFG(b, v) SET_GLOBAL_FIELD(b, CR0, NSCFG, v)
222#define SET_CR0_WACFG(b, v) SET_GLOBAL_FIELD(b, CR0, WACFG, v)
223#define SET_CR0_RACFG(b, v) SET_GLOBAL_FIELD(b, CR0, RACFG, v)
224#define SET_CR0_SHCFG(b, v) SET_GLOBAL_FIELD(b, CR0, SHCFG, v)
225#define SET_CR0_SMCFCFG(b, v) SET_GLOBAL_FIELD(b, CR0, SMCFCFG, v)
226#define SET_CR0_MTCFG(b, v) SET_GLOBAL_FIELD(b, CR0, MTCFG, v)
227#define SET_CR0_BSU(b, v) SET_GLOBAL_FIELD(b, CR0, BSU, v)
228#define SET_CR0_FB(b, v) SET_GLOBAL_FIELD(b, CR0, FB, v)
229#define SET_CR0_PTM(b, v) SET_GLOBAL_FIELD(b, CR0, PTM, v)
230#define SET_CR0_VMIDPNE(b, v) SET_GLOBAL_FIELD(b, CR0, VMIDPNE, v)
231#define SET_CR0_USFCFG(b, v) SET_GLOBAL_FIELD(b, CR0, USFCFG, v)
232#define SET_CR0_GSE(b, v) SET_GLOBAL_FIELD(b, CR0, GSE, v)
233#define SET_CR0_STALLD(b, v) SET_GLOBAL_FIELD(b, CR0, STALLD, v)
234#define SET_CR0_TRANSIENTCFG(b, v) SET_GLOBAL_FIELD(b, CR0, TRANSIENTCFG, v)
235#define SET_CR0_GCFGFIE(b, v) SET_GLOBAL_FIELD(b, CR0, GCFGFIE, v)
236#define SET_CR0_GCFGFRE(b, v) SET_GLOBAL_FIELD(b, CR0, GCFGFRE, v)
237#define SET_CR0_GFIE(b, v) SET_GLOBAL_FIELD(b, CR0, GFIE, v)
238#define SET_CR0_GFRE(b, v) SET_GLOBAL_FIELD(b, CR0, GFRE, v)
239#define SET_CR0_CLIENTPD(b, v) SET_GLOBAL_FIELD(b, CR0, CLIENTPD, v)
240
241#define GET_CR0_NSCFG(b) GET_GLOBAL_FIELD(b, CR0, NSCFG)
242#define GET_CR0_WACFG(b) GET_GLOBAL_FIELD(b, CR0, WACFG)
243#define GET_CR0_RACFG(b) GET_GLOBAL_FIELD(b, CR0, RACFG)
244#define GET_CR0_SHCFG(b) GET_GLOBAL_FIELD(b, CR0, SHCFG)
245#define GET_CR0_SMCFCFG(b) GET_GLOBAL_FIELD(b, CR0, SMCFCFG)
246#define GET_CR0_MTCFG(b) GET_GLOBAL_FIELD(b, CR0, MTCFG)
247#define GET_CR0_BSU(b) GET_GLOBAL_FIELD(b, CR0, BSU)
248#define GET_CR0_FB(b) GET_GLOBAL_FIELD(b, CR0, FB)
249#define GET_CR0_PTM(b) GET_GLOBAL_FIELD(b, CR0, PTM)
250#define GET_CR0_VMIDPNE(b) GET_GLOBAL_FIELD(b, CR0, VMIDPNE)
251#define GET_CR0_USFCFG(b) GET_GLOBAL_FIELD(b, CR0, USFCFG)
252#define GET_CR0_GSE(b) GET_GLOBAL_FIELD(b, CR0, GSE)
253#define GET_CR0_STALLD(b) GET_GLOBAL_FIELD(b, CR0, STALLD)
254#define GET_CR0_TRANSIENTCFG(b) GET_GLOBAL_FIELD(b, CR0, TRANSIENTCFG)
255#define GET_CR0_GCFGFIE(b) GET_GLOBAL_FIELD(b, CR0, GCFGFIE)
256#define GET_CR0_GCFGFRE(b) GET_GLOBAL_FIELD(b, CR0, GCFGFRE)
257#define GET_CR0_GFIE(b) GET_GLOBAL_FIELD(b, CR0, GFIE)
258#define GET_CR0_GFRE(b) GET_GLOBAL_FIELD(b, CR0, GFRE)
259#define GET_CR0_CLIENTPD(b) GET_GLOBAL_FIELD(b, CR0, CLIENTPD)
260
261/* Configuration Register: CR2 */
262#define SET_CR2_BPVMID(b, v) SET_GLOBAL_FIELD(b, CR2, BPVMID, v)
263
264#define GET_CR2_BPVMID(b) GET_GLOBAL_FIELD(b, CR2, BPVMID)
265
266/* Global Address Translation, Stage 1, Privileged Read: GATS1PR */
267#define SET_GATS1PR_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS1PR, ADDR, v)
268#define SET_GATS1PR_NDX(b, v) SET_GLOBAL_FIELD(b, GATS1PR, NDX, v)
269
270#define GET_GATS1PR_ADDR(b) GET_GLOBAL_FIELD(b, GATS1PR, ADDR)
271#define GET_GATS1PR_NDX(b) GET_GLOBAL_FIELD(b, GATS1PR, NDX)
272
273/* Global Address Translation, Stage 1, Privileged Write: GATS1PW */
274#define SET_GATS1PW_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS1PW, ADDR, v)
275#define SET_GATS1PW_NDX(b, v) SET_GLOBAL_FIELD(b, GATS1PW, NDX, v)
276
277#define GET_GATS1PW_ADDR(b) GET_GLOBAL_FIELD(b, GATS1PW, ADDR)
278#define GET_GATS1PW_NDX(b) GET_GLOBAL_FIELD(b, GATS1PW, NDX)
279
280/* Global Address Translation, Stage 1, User Read: GATS1UR */
281#define SET_GATS1UR_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS1UR, ADDR, v)
282#define SET_GATS1UR_NDX(b, v) SET_GLOBAL_FIELD(b, GATS1UR, NDX, v)
283
284#define GET_GATS1UR_ADDR(b) GET_GLOBAL_FIELD(b, GATS1UR, ADDR)
285#define GET_GATS1UR_NDX(b) GET_GLOBAL_FIELD(b, GATS1UR, NDX)
286
287/* Global Address Translation, Stage 1, User Read: GATS1UW */
288#define SET_GATS1UW_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS1UW, ADDR, v)
289#define SET_GATS1UW_NDX(b, v) SET_GLOBAL_FIELD(b, GATS1UW, NDX, v)
290
291#define GET_GATS1UW_ADDR(b) GET_GLOBAL_FIELD(b, GATS1UW, ADDR)
292#define GET_GATS1UW_NDX(b) GET_GLOBAL_FIELD(b, GATS1UW, NDX)
293
294/* Global Address Translation, Stage 1 and 2, Privileged Read: GATS12PR */
295#define SET_GATS12PR_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS12PR, ADDR, v)
296#define SET_GATS12PR_NDX(b, v) SET_GLOBAL_FIELD(b, GATS12PR, NDX, v)
297
298#define GET_GATS12PR_ADDR(b) GET_GLOBAL_FIELD(b, GATS12PR, ADDR)
299#define GET_GATS12PR_NDX(b) GET_GLOBAL_FIELD(b, GATS12PR, NDX)
300
301/* Global Address Translation, Stage 1, Privileged Write: GATS1PW */
302#define SET_GATS12PW_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS12PW, ADDR, v)
303#define SET_GATS12PW_NDX(b, v) SET_GLOBAL_FIELD(b, GATS12PW, NDX, v)
304
305#define GET_GATS12PW_ADDR(b) GET_GLOBAL_FIELD(b, GATS12PW, ADDR)
306#define GET_GATS12PW_NDX(b) GET_GLOBAL_FIELD(b, GATS12PW, NDX)
307
308/* Global Address Translation, Stage 1, User Read: GATS1UR */
309#define SET_GATS12UR_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS12UR, ADDR, v)
310#define SET_GATS12UR_NDX(b, v) SET_GLOBAL_FIELD(b, GATS12UR, NDX, v)
311
312#define GET_GATS12UR_ADDR(b) GET_GLOBAL_FIELD(b, GATS12UR, ADDR)
313#define GET_GATS12UR_NDX(b) GET_GLOBAL_FIELD(b, GATS12UR, NDX)
314
315/* Global Address Translation, Stage 1, User Read: GATS1UW */
316#define SET_GATS12UW_ADDR(b, v) SET_GLOBAL_FIELD(b, GATS12UW, ADDR, v)
317#define SET_GATS12UW_NDX(b, v) SET_GLOBAL_FIELD(b, GATS12UW, NDX, v)
318
319#define GET_GATS12UW_ADDR(b) GET_GLOBAL_FIELD(b, GATS12UW, ADDR)
320#define GET_GATS12UW_NDX(b) GET_GLOBAL_FIELD(b, GATS12UW, NDX)
321
322/* Global Address Translation Status Register: GATSR */
323#define SET_GATSR_ACTIVE(b, v) SET_GLOBAL_FIELD(b, GATSR, ACTIVE, v)
324
325#define GET_GATSR_ACTIVE(b) GET_GLOBAL_FIELD(b, GATSR, ACTIVE)
326
327/* Global Fault Address Register: GFAR */
328#define SET_GFAR_FADDR(b, v) SET_GLOBAL_FIELD(b, GFAR, FADDR, v)
329
330#define GET_GFAR_FADDR(b) GET_GLOBAL_FIELD(b, GFAR, FADDR)
331
332/* Global Fault Status Register: GFSR */
333#define SET_GFSR_ICF(b, v) SET_GLOBAL_FIELD(b, GFSR, ICF, v)
334#define SET_GFSR_USF(b, v) SET_GLOBAL_FIELD(b, GFSR, USF, v)
335#define SET_GFSR_SMCF(b, v) SET_GLOBAL_FIELD(b, GFSR, SMCF, v)
336#define SET_GFSR_UCBF(b, v) SET_GLOBAL_FIELD(b, GFSR, UCBF, v)
337#define SET_GFSR_UCIF(b, v) SET_GLOBAL_FIELD(b, GFSR, UCIF, v)
338#define SET_GFSR_CAF(b, v) SET_GLOBAL_FIELD(b, GFSR, CAF, v)
339#define SET_GFSR_EF(b, v) SET_GLOBAL_FIELD(b, GFSR, EF, v)
340#define SET_GFSR_PF(b, v) SET_GLOBAL_FIELD(b, GFSR, PF, v)
341#define SET_GFSR_MULTI(b, v) SET_GLOBAL_FIELD(b, GFSR, MULTI, v)
342
343#define GET_GFSR_ICF(b) GET_GLOBAL_FIELD(b, GFSR, ICF)
344#define GET_GFSR_USF(b) GET_GLOBAL_FIELD(b, GFSR, USF)
345#define GET_GFSR_SMCF(b) GET_GLOBAL_FIELD(b, GFSR, SMCF)
346#define GET_GFSR_UCBF(b) GET_GLOBAL_FIELD(b, GFSR, UCBF)
347#define GET_GFSR_UCIF(b) GET_GLOBAL_FIELD(b, GFSR, UCIF)
348#define GET_GFSR_CAF(b) GET_GLOBAL_FIELD(b, GFSR, CAF)
349#define GET_GFSR_EF(b) GET_GLOBAL_FIELD(b, GFSR, EF)
350#define GET_GFSR_PF(b) GET_GLOBAL_FIELD(b, GFSR, PF)
351#define GET_GFSR_MULTI(b) GET_GLOBAL_FIELD(b, GFSR, MULTI)
352
353/* Global Fault Syndrome Register 0: GFSYNR0 */
354#define SET_GFSYNR0_NESTED(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, NESTED, v)
355#define SET_GFSYNR0_WNR(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, WNR, v)
356#define SET_GFSYNR0_PNU(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, PNU, v)
357#define SET_GFSYNR0_IND(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, IND, v)
358#define SET_GFSYNR0_NSSTATE(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, NSSTATE, v)
359#define SET_GFSYNR0_NSATTR(b, v) SET_GLOBAL_FIELD(b, GFSYNR0, NSATTR, v)
360
361#define GET_GFSYNR0_NESTED(b) GET_GLOBAL_FIELD(b, GFSYNR0, NESTED)
362#define GET_GFSYNR0_WNR(b) GET_GLOBAL_FIELD(b, GFSYNR0, WNR)
363#define GET_GFSYNR0_PNU(b) GET_GLOBAL_FIELD(b, GFSYNR0, PNU)
364#define GET_GFSYNR0_IND(b) GET_GLOBAL_FIELD(b, GFSYNR0, IND)
365#define GET_GFSYNR0_NSSTATE(b) GET_GLOBAL_FIELD(b, GFSYNR0, NSSTATE)
366#define GET_GFSYNR0_NSATTR(b) GET_GLOBAL_FIELD(b, GFSYNR0, NSATTR)
367
368/* Global Fault Syndrome Register 1: GFSYNR1 */
369#define SET_GFSYNR1_SID(b, v) SET_GLOBAL_FIELD(b, GFSYNR1, SID, v)
370
371#define GET_GFSYNR1_SID(b) GET_GLOBAL_FIELD(b, GFSYNR1, SID)
372
373/* Global Physical Address Register: GPAR */
374#define SET_GPAR_F(b, v) SET_GLOBAL_FIELD(b, GPAR, F, v)
375#define SET_GPAR_SS(b, v) SET_GLOBAL_FIELD(b, GPAR, SS, v)
376#define SET_GPAR_OUTER(b, v) SET_GLOBAL_FIELD(b, GPAR, OUTER, v)
377#define SET_GPAR_INNER(b, v) SET_GLOBAL_FIELD(b, GPAR, INNER, v)
378#define SET_GPAR_SH(b, v) SET_GLOBAL_FIELD(b, GPAR, SH, v)
379#define SET_GPAR_NS(b, v) SET_GLOBAL_FIELD(b, GPAR, NS, v)
380#define SET_GPAR_NOS(b, v) SET_GLOBAL_FIELD(b, GPAR, NOS, v)
381#define SET_GPAR_PA(b, v) SET_GLOBAL_FIELD(b, GPAR, PA, v)
382#define SET_GPAR_TF(b, v) SET_GLOBAL_FIELD(b, GPAR, TF, v)
383#define SET_GPAR_AFF(b, v) SET_GLOBAL_FIELD(b, GPAR, AFF, v)
384#define SET_GPAR_PF(b, v) SET_GLOBAL_FIELD(b, GPAR, PF, v)
385#define SET_GPAR_EF(b, v) SET_GLOBAL_FIELD(b, GPAR, EF, v)
386#define SET_GPAR_TLCMCF(b, v) SET_GLOBAL_FIELD(b, GPAR, TLCMCF, v)
387#define SET_GPAR_TLBLKF(b, v) SET_GLOBAL_FIELD(b, GPAR, TLBLKF, v)
388#define SET_GPAR_UCBF(b, v) SET_GLOBAL_FIELD(b, GPAR, UCBF, v)
389
390#define GET_GPAR_F(b) GET_GLOBAL_FIELD(b, GPAR, F)
391#define GET_GPAR_SS(b) GET_GLOBAL_FIELD(b, GPAR, SS)
392#define GET_GPAR_OUTER(b) GET_GLOBAL_FIELD(b, GPAR, OUTER)
393#define GET_GPAR_INNER(b) GET_GLOBAL_FIELD(b, GPAR, INNER)
394#define GET_GPAR_SH(b) GET_GLOBAL_FIELD(b, GPAR, SH)
395#define GET_GPAR_NS(b) GET_GLOBAL_FIELD(b, GPAR, NS)
396#define GET_GPAR_NOS(b) GET_GLOBAL_FIELD(b, GPAR, NOS)
397#define GET_GPAR_PA(b) GET_GLOBAL_FIELD(b, GPAR, PA)
398#define GET_GPAR_TF(b) GET_GLOBAL_FIELD(b, GPAR, TF)
399#define GET_GPAR_AFF(b) GET_GLOBAL_FIELD(b, GPAR, AFF)
400#define GET_GPAR_PF(b) GET_GLOBAL_FIELD(b, GPAR, PF)
401#define GET_GPAR_EF(b) GET_GLOBAL_FIELD(b, GPAR, EF)
402#define GET_GPAR_TLCMCF(b) GET_GLOBAL_FIELD(b, GPAR, TLCMCF)
403#define GET_GPAR_TLBLKF(b) GET_GLOBAL_FIELD(b, GPAR, TLBLKF)
404#define GET_GPAR_UCBF(b) GET_GLOBAL_FIELD(b, GPAR, UCBF)
405
406/* Identification Register: IDR0 */
407#define SET_IDR0_NUMSMRG(b, v) SET_GLOBAL_FIELD(b, IDR0, NUMSMRG, v)
408#define SET_IDR0_NUMSIDB(b, v) SET_GLOBAL_FIELD(b, IDR0, NUMSIDB, v)
409#define SET_IDR0_BTM(b, v) SET_GLOBAL_FIELD(b, IDR0, BTM, v)
410#define SET_IDR0_CTTW(b, v) SET_GLOBAL_FIELD(b, IDR0, CTTW, v)
411#define SET_IDR0_NUMIRPT(b, v) SET_GLOBAL_FIELD(b, IDR0, NUMIRPT, v)
412#define SET_IDR0_PTFS(b, v) SET_GLOBAL_FIELD(b, IDR0, PTFS, v)
413#define SET_IDR0_SMS(b, v) SET_GLOBAL_FIELD(b, IDR0, SMS, v)
414#define SET_IDR0_NTS(b, v) SET_GLOBAL_FIELD(b, IDR0, NTS, v)
415#define SET_IDR0_S2TS(b, v) SET_GLOBAL_FIELD(b, IDR0, S2TS, v)
416#define SET_IDR0_S1TS(b, v) SET_GLOBAL_FIELD(b, IDR0, S1TS, v)
417#define SET_IDR0_SES(b, v) SET_GLOBAL_FIELD(b, IDR0, SES, v)
418
419#define GET_IDR0_NUMSMRG(b) GET_GLOBAL_FIELD(b, IDR0, NUMSMRG)
420#define GET_IDR0_NUMSIDB(b) GET_GLOBAL_FIELD(b, IDR0, NUMSIDB)
421#define GET_IDR0_BTM(b) GET_GLOBAL_FIELD(b, IDR0, BTM)
422#define GET_IDR0_CTTW(b) GET_GLOBAL_FIELD(b, IDR0, CTTW)
423#define GET_IDR0_NUMIRPT(b) GET_GLOBAL_FIELD(b, IDR0, NUMIRPT)
424#define GET_IDR0_PTFS(b) GET_GLOBAL_FIELD(b, IDR0, PTFS)
425#define GET_IDR0_SMS(b) GET_GLOBAL_FIELD(b, IDR0, SMS)
426#define GET_IDR0_NTS(b) GET_GLOBAL_FIELD(b, IDR0, NTS)
427#define GET_IDR0_S2TS(b) GET_GLOBAL_FIELD(b, IDR0, S2TS)
428#define GET_IDR0_S1TS(b) GET_GLOBAL_FIELD(b, IDR0, S1TS)
429#define GET_IDR0_SES(b) GET_GLOBAL_FIELD(b, IDR0, SES)
430
431/* Identification Register: IDR1 */
432#define SET_IDR1_NUMCB(b, v) SET_GLOBAL_FIELD(b, IDR1, NUMCB, v)
433#define SET_IDR1_NUMSSDNDXB(b, v) SET_GLOBAL_FIELD(b, IDR1, NUMSSDNDXB, v)
434#define SET_IDR1_SSDTP(b, v) SET_GLOBAL_FIELD(b, IDR1, SSDTP, v)
435#define SET_IDR1_SMCD(b, v) SET_GLOBAL_FIELD(b, IDR1, SMCD, v)
436#define SET_IDR1_NUMS2CB(b, v) SET_GLOBAL_FIELD(b, IDR1, NUMS2CB, v)
437#define SET_IDR1_NUMPAGENDXB(b, v) SET_GLOBAL_FIELD(b, IDR1, NUMPAGENDXB, v)
438#define SET_IDR1_PAGESIZE(b, v) SET_GLOBAL_FIELD(b, IDR1, PAGESIZE, v)
439
440#define GET_IDR1_NUMCB(b) GET_GLOBAL_FIELD(b, IDR1, NUMCB)
441#define GET_IDR1_NUMSSDNDXB(b) GET_GLOBAL_FIELD(b, IDR1, NUMSSDNDXB)
442#define GET_IDR1_SSDTP(b) GET_GLOBAL_FIELD(b, IDR1, SSDTP)
443#define GET_IDR1_SMCD(b) GET_GLOBAL_FIELD(b, IDR1, SMCD)
444#define GET_IDR1_NUMS2CB(b) GET_GLOBAL_FIELD(b, IDR1, NUMS2CB)
445#define GET_IDR1_NUMPAGENDXB(b) GET_GLOBAL_FIELD(b, IDR1, NUMPAGENDXB)
446#define GET_IDR1_PAGESIZE(b) GET_GLOBAL_FIELD(b, IDR1, PAGESIZE)
447
448/* Identification Register: IDR2 */
449#define SET_IDR2_IAS(b, v) SET_GLOBAL_FIELD(b, IDR2, IAS, v)
450#define SET_IDR2_OAS(b, v) SET_GLOBAL_FIELD(b, IDR2, OAS, v)
451
452#define GET_IDR2_IAS(b) GET_GLOBAL_FIELD(b, IDR2, IAS)
453#define GET_IDR2_OAS(b) GET_GLOBAL_FIELD(b, IDR2, OAS)
454
455/* Identification Register: IDR7 */
456#define SET_IDR7_MINOR(b, v) SET_GLOBAL_FIELD(b, IDR7, MINOR, v)
457#define SET_IDR7_MAJOR(b, v) SET_GLOBAL_FIELD(b, IDR7, MAJOR, v)
458
459#define GET_IDR7_MINOR(b) GET_GLOBAL_FIELD(b, IDR7, MINOR)
460#define GET_IDR7_MAJOR(b) GET_GLOBAL_FIELD(b, IDR7, MAJOR)
461
462/* Stream to Context Register: S2CR_N */
463#define SET_S2CR_CBNDX(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, CBNDX, v)
464#define SET_S2CR_SHCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, SHCFG, v)
465#define SET_S2CR_MTCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, MTCFG, v)
466#define SET_S2CR_MEMATTR(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, MEMATTR, v)
467#define SET_S2CR_TYPE(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, TYPE, v)
468#define SET_S2CR_NSCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, NSCFG, v)
469#define SET_S2CR_RACFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, RACFG, v)
470#define SET_S2CR_WACFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, WACFG, v)
471#define SET_S2CR_PRIVCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, PRIVCFG, v)
472#define SET_S2CR_INSTCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, INSTCFG, v)
473#define SET_S2CR_TRANSIENTCFG(b, n, v) \
474 SET_GLOBAL_FIELD_N(b, n, S2CR, TRANSIENTCFG, v)
475#define SET_S2CR_VMID(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, VMID, v)
476#define SET_S2CR_BSU(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, BSU, v)
477#define SET_S2CR_FB(b, n, v) SET_GLOBAL_FIELD_N(b, n, S2CR, FB, v)
478
479#define GET_S2CR_CBNDX(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, CBNDX)
480#define GET_S2CR_SHCFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, SHCFG)
481#define GET_S2CR_MTCFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, MTCFG)
482#define GET_S2CR_MEMATTR(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, MEMATTR)
483#define GET_S2CR_TYPE(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, TYPE)
484#define GET_S2CR_NSCFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, NSCFG)
485#define GET_S2CR_RACFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, RACFG)
486#define GET_S2CR_WACFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, WACFG)
487#define GET_S2CR_PRIVCFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, PRIVCFG)
488#define GET_S2CR_INSTCFG(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, INSTCFG)
489#define GET_S2CR_TRANSIENTCFG(b, n) \
490 GET_GLOBAL_FIELD_N(b, n, S2CR, TRANSIENTCFG)
491#define GET_S2CR_VMID(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, VMID)
492#define GET_S2CR_BSU(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, BSU)
493#define GET_S2CR_FB(b, n) GET_GLOBAL_FIELD_N(b, n, S2CR, FB)
494
495/* Stream Match Register: SMR_N */
496#define SET_SMR_ID(b, n, v) SET_GLOBAL_FIELD_N(b, n, SMR, ID, v)
497#define SET_SMR_MASK(b, n, v) SET_GLOBAL_FIELD_N(b, n, SMR, MASK, v)
498#define SET_SMR_VALID(b, n, v) SET_GLOBAL_FIELD_N(b, n, SMR, VALID, v)
499
500#define GET_SMR_ID(b, n) GET_GLOBAL_FIELD_N(b, n, SMR, ID)
501#define GET_SMR_MASK(b, n) GET_GLOBAL_FIELD_N(b, n, SMR, MASK)
502#define GET_SMR_VALID(b, n) GET_GLOBAL_FIELD_N(b, n, SMR, VALID)
503
504/* Global TLB Status: TLBGSTATUS */
505#define SET_TLBGSTATUS_GSACTIVE(b, v) \
506 SET_GLOBAL_FIELD(b, TLBGSTATUS, GSACTIVE, v)
507
508#define GET_TLBGSTATUS_GSACTIVE(b) \
509 GET_GLOBAL_FIELD(b, TLBGSTATUS, GSACTIVE)
510
511/* Invalidate Hyp TLB by VA: TLBIVAH */
512#define SET_TLBIVAH_ADDR(b, v) SET_GLOBAL_FIELD(b, TLBIVAH, ADDR, v)
513
514#define GET_TLBIVAH_ADDR(b) GET_GLOBAL_FIELD(b, TLBIVAH, ADDR)
515
516/* Invalidate TLB by VMID: TLBIVMID */
517#define SET_TLBIVMID_VMID(b, v) SET_GLOBAL_FIELD(b, TLBIVMID, VMID, v)
518
519#define GET_TLBIVMID_VMID(b) GET_GLOBAL_FIELD(b, TLBIVMID, VMID)
520
521/* Global Register Space 1 Field setters/getters*/
522/* Context Bank Attribute Register: CBAR_N */
523#define SET_CBAR_VMID(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, VMID, v)
524#define SET_CBAR_CBNDX(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, CBNDX, v)
525#define SET_CBAR_BPSHCFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, BPSHCFG, v)
526#define SET_CBAR_HYPC(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, HYPC, v)
527#define SET_CBAR_FB(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, FB, v)
528#define SET_CBAR_MEMATTR(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, MEMATTR, v)
529#define SET_CBAR_TYPE(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, TYPE, v)
530#define SET_CBAR_BSU(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, BSU, v)
531#define SET_CBAR_RACFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, RACFG, v)
532#define SET_CBAR_WACFG(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, WACFG, v)
533#define SET_CBAR_IRPTNDX(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBAR, IRPTNDX, v)
534
535#define GET_CBAR_VMID(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, VMID)
536#define GET_CBAR_CBNDX(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, CBNDX)
537#define GET_CBAR_BPSHCFG(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, BPSHCFG)
538#define GET_CBAR_HYPC(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, HYPC)
539#define GET_CBAR_FB(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, FB)
540#define GET_CBAR_MEMATTR(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, MEMATTR)
541#define GET_CBAR_TYPE(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, TYPE)
542#define GET_CBAR_BSU(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, BSU)
543#define GET_CBAR_RACFG(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, RACFG)
544#define GET_CBAR_WACFG(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, WACFG)
545#define GET_CBAR_IRPTNDX(b, n) GET_GLOBAL_FIELD_N(b, n, CBAR, IRPTNDX)
546
547/* Context Bank Fault Restricted Syndrome Register A: CBFRSYNRA_N */
548#define SET_CBFRSYNRA_SID(b, n, v) SET_GLOBAL_FIELD_N(b, n, CBFRSYNRA, SID, v)
549
550#define GET_CBFRSYNRA_SID(b, n) GET_GLOBAL_FIELD_N(b, n, CBFRSYNRA, SID)
551
552/* Stage 1 Context Bank Format Fields */
553#define SET_CB_ACTLR_REQPRIORITY (b, c, v) \
554 SET_CONTEXT_FIELD(b, c, CB_ACTLR, REQPRIORITY, v)
555#define SET_CB_ACTLR_REQPRIORITYCFG(b, c, v) \
556 SET_CONTEXT_FIELD(b, c, CB_ACTLR, REQPRIORITYCFG, v)
557#define SET_CB_ACTLR_PRIVCFG(b, c, v) \
558 SET_CONTEXT_FIELD(b, c, CB_ACTLR, PRIVCFG, v)
559#define SET_CB_ACTLR_BPRCOSH(b, c, v) \
560 SET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCOSH, v)
561#define SET_CB_ACTLR_BPRCISH(b, c, v) \
562 SET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCISH, v)
563#define SET_CB_ACTLR_BPRCNSH(b, c, v) \
564 SET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCNSH, v)
565
566#define GET_CB_ACTLR_REQPRIORITY (b, c) \
567 GET_CONTEXT_FIELD(b, c, CB_ACTLR, REQPRIORITY)
568#define GET_CB_ACTLR_REQPRIORITYCFG(b, c) \
569 GET_CONTEXT_FIELD(b, c, CB_ACTLR, REQPRIORITYCFG)
570#define GET_CB_ACTLR_PRIVCFG(b, c) GET_CONTEXT_FIELD(b, c, CB_ACTLR, PRIVCFG)
571#define GET_CB_ACTLR_BPRCOSH(b, c) GET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCOSH)
572#define GET_CB_ACTLR_BPRCISH(b, c) GET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCISH)
573#define GET_CB_ACTLR_BPRCNSH(b, c) GET_CONTEXT_FIELD(b, c, CB_ACTLR, BPRCNSH)
574
575/* Address Translation, Stage 1, Privileged Read: CB_ATS1PR */
576#define SET_CB_ATS1PR_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_ATS1PR, ADDR, v)
577
578#define GET_CB_ATS1PR_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_ATS1PR, ADDR)
579
580/* Address Translation, Stage 1, Privileged Write: CB_ATS1PW */
581#define SET_CB_ATS1PW_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_ATS1PW, ADDR, v)
582
583#define GET_CB_ATS1PW_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_ATS1PW, ADDR)
584
585/* Address Translation, Stage 1, User Read: CB_ATS1UR */
586#define SET_CB_ATS1UR_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_ATS1UR, ADDR, v)
587
588#define GET_CB_ATS1UR_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_ATS1UR, ADDR)
589
590/* Address Translation, Stage 1, User Write: CB_ATS1UW */
591#define SET_CB_ATS1UW_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_ATS1UW, ADDR, v)
592
593#define GET_CB_ATS1UW_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_ATS1UW, ADDR)
594
595/* Address Translation Status Register: CB_ATSR */
596#define SET_CB_ATSR_ACTIVE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_ATSR, ACTIVE, v)
597
598#define GET_CB_ATSR_ACTIVE(b, c) GET_CONTEXT_FIELD(b, c, CB_ATSR, ACTIVE)
599
600/* Context ID Register: CB_CONTEXTIDR */
601#define SET_CB_CONTEXTIDR_ASID(b, c, v) \
602 SET_CONTEXT_FIELD(b, c, CB_CONTEXTIDR, ASID, v)
603#define SET_CB_CONTEXTIDR_PROCID(b, c, v) \
604 SET_CONTEXT_FIELD(b, c, CB_CONTEXTIDR, PROCID, v)
605
606#define GET_CB_CONTEXTIDR_ASID(b, c) \
607 GET_CONTEXT_FIELD(b, c, CB_CONTEXTIDR, ASID)
608#define GET_CB_CONTEXTIDR_PROCID(b, c) \
609 GET_CONTEXT_FIELD(b, c, CB_CONTEXTIDR, PROCID)
610
611/* Fault Address Register: CB_FAR */
612#define SET_CB_FAR_FADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FAR, FADDR, v)
613
614#define GET_CB_FAR_FADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_FAR, FADDR)
615
616/* Fault Status Register: CB_FSR */
617#define SET_CB_FSR_TF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, TF, v)
618#define SET_CB_FSR_AFF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, AFF, v)
619#define SET_CB_FSR_PF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, PF, v)
620#define SET_CB_FSR_EF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, EF, v)
621#define SET_CB_FSR_TLBMCF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, TLBMCF, v)
622#define SET_CB_FSR_TLBLKF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, TLBLKF, v)
623#define SET_CB_FSR_SS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, SS, v)
624#define SET_CB_FSR_MULTI(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSR, MULTI, v)
625
626#define GET_CB_FSR_TF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, TF)
627#define GET_CB_FSR_AFF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, AFF)
628#define GET_CB_FSR_PF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, PF)
629#define GET_CB_FSR_EF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, EF)
630#define GET_CB_FSR_TLBMCF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, TLBMCF)
631#define GET_CB_FSR_TLBLKF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, TLBLKF)
632#define GET_CB_FSR_SS(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, SS)
633#define GET_CB_FSR_MULTI(b, c) GET_CONTEXT_FIELD(b, c, CB_FSR, MULTI)
634
635/* Fault Syndrome Register 0: CB_FSYNR0 */
636#define SET_CB_FSYNR0_PLVL(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, PLVL, v)
637#define SET_CB_FSYNR0_S1PTWF(b, c, v) \
638 SET_CONTEXT_FIELD(b, c, CB_FSYNR0, S1PTWF, v)
639#define SET_CB_FSYNR0_WNR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, WNR, v)
640#define SET_CB_FSYNR0_PNU(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, PNU, v)
641#define SET_CB_FSYNR0_IND(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, IND, v)
642#define SET_CB_FSYNR0_NSSTATE(b, c, v) \
643 SET_CONTEXT_FIELD(b, c, CB_FSYNR0, NSSTATE, v)
644#define SET_CB_FSYNR0_NSATTR(b, c, v) \
645 SET_CONTEXT_FIELD(b, c, CB_FSYNR0, NSATTR, v)
646#define SET_CB_FSYNR0_ATOF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, ATOF, v)
647#define SET_CB_FSYNR0_PTWF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, PTWF, v)
648#define SET_CB_FSYNR0_AFR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_FSYNR0, AFR, v)
649#define SET_CB_FSYNR0_S1CBNDX(b, c, v) \
650 SET_CONTEXT_FIELD(b, c, CB_FSYNR0, S1CBNDX, v)
651
652#define GET_CB_FSYNR0_PLVL(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, PLVL)
653#define GET_CB_FSYNR0_S1PTWF(b, c) \
654 GET_CONTEXT_FIELD(b, c, CB_FSYNR0, S1PTWF)
655#define GET_CB_FSYNR0_WNR(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, WNR)
656#define GET_CB_FSYNR0_PNU(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, PNU)
657#define GET_CB_FSYNR0_IND(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, IND)
658#define GET_CB_FSYNR0_NSSTATE(b, c) \
659 GET_CONTEXT_FIELD(b, c, CB_FSYNR0, NSSTATE)
660#define GET_CB_FSYNR0_NSATTR(b, c) \
661 GET_CONTEXT_FIELD(b, c, CB_FSYNR0, NSATTR)
662#define GET_CB_FSYNR0_ATOF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, ATOF)
663#define GET_CB_FSYNR0_PTWF(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, PTWF)
664#define GET_CB_FSYNR0_AFR(b, c) GET_CONTEXT_FIELD(b, c, CB_FSYNR0, AFR)
665#define GET_CB_FSYNR0_S1CBNDX(b, c) \
666 GET_CONTEXT_FIELD(b, c, CB_FSYNR0, S1CBNDX)
667
668/* Normal Memory Remap Register: CB_NMRR */
669#define SET_CB_NMRR_IR0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR0, v)
670#define SET_CB_NMRR_IR1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR1, v)
671#define SET_CB_NMRR_IR2(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR2, v)
672#define SET_CB_NMRR_IR3(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR3, v)
673#define SET_CB_NMRR_IR4(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR4, v)
674#define SET_CB_NMRR_IR5(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR5, v)
675#define SET_CB_NMRR_IR6(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR6, v)
676#define SET_CB_NMRR_IR7(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, IR7, v)
677#define SET_CB_NMRR_OR0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR0, v)
678#define SET_CB_NMRR_OR1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR1, v)
679#define SET_CB_NMRR_OR2(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR2, v)
680#define SET_CB_NMRR_OR3(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR3, v)
681#define SET_CB_NMRR_OR4(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR4, v)
682#define SET_CB_NMRR_OR5(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR5, v)
683#define SET_CB_NMRR_OR6(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR6, v)
684#define SET_CB_NMRR_OR7(b, c, v) SET_CONTEXT_FIELD(b, c, CB_NMRR, OR7, v)
685
686#define GET_CB_NMRR_IR0(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR0)
687#define GET_CB_NMRR_IR1(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR1)
688#define GET_CB_NMRR_IR2(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR2)
689#define GET_CB_NMRR_IR3(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR3)
690#define GET_CB_NMRR_IR4(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR4)
691#define GET_CB_NMRR_IR5(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR5)
692#define GET_CB_NMRR_IR6(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR6)
693#define GET_CB_NMRR_IR7(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, IR7)
694#define GET_CB_NMRR_OR0(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR0)
695#define GET_CB_NMRR_OR1(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR1)
696#define GET_CB_NMRR_OR2(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR2)
697#define GET_CB_NMRR_OR3(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR3)
698#define GET_CB_NMRR_OR4(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR4)
699#define GET_CB_NMRR_OR5(b, c) GET_CONTEXT_FIELD(b, c, CB_NMRR, OR5)
700
701/* Physical Address Register: CB_PAR */
702#define SET_CB_PAR_F(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, F, v)
703#define SET_CB_PAR_SS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, SS, v)
704#define SET_CB_PAR_OUTER(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, OUTER, v)
705#define SET_CB_PAR_INNER(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, INNER, v)
706#define SET_CB_PAR_SH(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, SH, v)
707#define SET_CB_PAR_NS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, NS, v)
708#define SET_CB_PAR_NOS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, NOS, v)
709#define SET_CB_PAR_PA(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, PA, v)
710#define SET_CB_PAR_TF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, TF, v)
711#define SET_CB_PAR_AFF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, AFF, v)
712#define SET_CB_PAR_PF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, PF, v)
713#define SET_CB_PAR_TLBMCF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, TLBMCF, v)
714#define SET_CB_PAR_TLBLKF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, TLBLKF, v)
715#define SET_CB_PAR_ATOT(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, ATOT, v)
716#define SET_CB_PAR_PLVL(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, PLVL, v)
717#define SET_CB_PAR_STAGE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PAR, STAGE, v)
718
719#define GET_CB_PAR_F(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, F)
720#define GET_CB_PAR_SS(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, SS)
721#define GET_CB_PAR_OUTER(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, OUTER)
722#define GET_CB_PAR_INNER(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, INNER)
723#define GET_CB_PAR_SH(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, SH)
724#define GET_CB_PAR_NS(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, NS)
725#define GET_CB_PAR_NOS(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, NOS)
726#define GET_CB_PAR_PA(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, PA)
727#define GET_CB_PAR_TF(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, TF)
728#define GET_CB_PAR_AFF(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, AFF)
729#define GET_CB_PAR_PF(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, PF)
730#define GET_CB_PAR_TLBMCF(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, TLBMCF)
731#define GET_CB_PAR_TLBLKF(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, TLBLKF)
732#define GET_CB_PAR_ATOT(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, ATOT)
733#define GET_CB_PAR_PLVL(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, PLVL)
734#define GET_CB_PAR_STAGE(b, c) GET_CONTEXT_FIELD(b, c, CB_PAR, STAGE)
735
736/* Primary Region Remap Register: CB_PRRR */
737#define SET_CB_PRRR_TR0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR0, v)
738#define SET_CB_PRRR_TR1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR1, v)
739#define SET_CB_PRRR_TR2(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR2, v)
740#define SET_CB_PRRR_TR3(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR3, v)
741#define SET_CB_PRRR_TR4(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR4, v)
742#define SET_CB_PRRR_TR5(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR5, v)
743#define SET_CB_PRRR_TR6(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR6, v)
744#define SET_CB_PRRR_TR7(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, TR7, v)
745#define SET_CB_PRRR_DS0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, DS0, v)
746#define SET_CB_PRRR_DS1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, DS1, v)
747#define SET_CB_PRRR_NS0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NS0, v)
748#define SET_CB_PRRR_NS1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NS1, v)
749#define SET_CB_PRRR_NOS0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS0, v)
750#define SET_CB_PRRR_NOS1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS1, v)
751#define SET_CB_PRRR_NOS2(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS2, v)
752#define SET_CB_PRRR_NOS3(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS3, v)
753#define SET_CB_PRRR_NOS4(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS4, v)
754#define SET_CB_PRRR_NOS5(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS5, v)
755#define SET_CB_PRRR_NOS6(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS6, v)
756#define SET_CB_PRRR_NOS7(b, c, v) SET_CONTEXT_FIELD(b, c, CB_PRRR, NOS7, v)
757
758#define GET_CB_PRRR_TR0(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR0)
759#define GET_CB_PRRR_TR1(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR1)
760#define GET_CB_PRRR_TR2(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR2)
761#define GET_CB_PRRR_TR3(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR3)
762#define GET_CB_PRRR_TR4(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR4)
763#define GET_CB_PRRR_TR5(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR5)
764#define GET_CB_PRRR_TR6(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR6)
765#define GET_CB_PRRR_TR7(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, TR7)
766#define GET_CB_PRRR_DS0(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, DS0)
767#define GET_CB_PRRR_DS1(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, DS1)
768#define GET_CB_PRRR_NS0(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NS0)
769#define GET_CB_PRRR_NS1(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NS1)
770#define GET_CB_PRRR_NOS0(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS0)
771#define GET_CB_PRRR_NOS1(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS1)
772#define GET_CB_PRRR_NOS2(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS2)
773#define GET_CB_PRRR_NOS3(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS3)
774#define GET_CB_PRRR_NOS4(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS4)
775#define GET_CB_PRRR_NOS5(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS5)
776#define GET_CB_PRRR_NOS6(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS6)
777#define GET_CB_PRRR_NOS7(b, c) GET_CONTEXT_FIELD(b, c, CB_PRRR, NOS7)
778
779/* Transaction Resume: CB_RESUME */
780#define SET_CB_RESUME_TNR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_RESUME, TNR, v)
781
782#define GET_CB_RESUME_TNR(b, c) GET_CONTEXT_FIELD(b, c, CB_RESUME, TNR)
783
784/* System Control Register: CB_SCTLR */
785#define SET_CB_SCTLR_M(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, M, v)
786#define SET_CB_SCTLR_TRE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, TRE, v)
787#define SET_CB_SCTLR_AFE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, AFE, v)
788#define SET_CB_SCTLR_AFFD(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, AFFD, v)
789#define SET_CB_SCTLR_E(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, E, v)
790#define SET_CB_SCTLR_CFRE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, CFRE, v)
791#define SET_CB_SCTLR_CFIE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, CFIE, v)
792#define SET_CB_SCTLR_CFCFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, CFCFG, v)
793#define SET_CB_SCTLR_HUPCF(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, HUPCF, v)
794#define SET_CB_SCTLR_WXN(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, WXN, v)
795#define SET_CB_SCTLR_UWXN(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, UWXN, v)
796#define SET_CB_SCTLR_ASIDPNE(b, c, v) \
797 SET_CONTEXT_FIELD(b, c, CB_SCTLR, ASIDPNE, v)
798#define SET_CB_SCTLR_TRANSIENTCFG(b, c, v) \
799 SET_CONTEXT_FIELD(b, c, CB_SCTLR, TRANSIENTCFG, v)
800#define SET_CB_SCTLR_MEMATTR(b, c, v) \
801 SET_CONTEXT_FIELD(b, c, CB_SCTLR, MEMATTR, v)
802#define SET_CB_SCTLR_MTCFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, MTCFG, v)
803#define SET_CB_SCTLR_SHCFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, SHCFG, v)
804#define SET_CB_SCTLR_RACFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, RACFG, v)
805#define SET_CB_SCTLR_WACFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, WACFG, v)
806#define SET_CB_SCTLR_NSCFG(b, c, v) SET_CONTEXT_FIELD(b, c, CB_SCTLR, NSCFG, v)
807
808#define GET_CB_SCTLR_M(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, M)
809#define GET_CB_SCTLR_TRE(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, TRE)
810#define GET_CB_SCTLR_AFE(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, AFE)
811#define GET_CB_SCTLR_AFFD(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, AFFD)
812#define GET_CB_SCTLR_E(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, E)
813#define GET_CB_SCTLR_CFRE(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, CFRE)
814#define GET_CB_SCTLR_CFIE(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, CFIE)
815#define GET_CB_SCTLR_CFCFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, CFCFG)
816#define GET_CB_SCTLR_HUPCF(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, HUPCF)
817#define GET_CB_SCTLR_WXN(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, WXN)
818#define GET_CB_SCTLR_UWXN(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, UWXN)
819#define GET_CB_SCTLR_ASIDPNE(b, c) \
820 GET_CONTEXT_FIELD(b, c, CB_SCTLR, ASIDPNE)
821#define GET_CB_SCTLR_TRANSIENTCFG(b, c) \
822 GET_CONTEXT_FIELD(b, c, CB_SCTLR, TRANSIENTCFG)
823#define GET_CB_SCTLR_MEMATTR(b, c) \
824 GET_CONTEXT_FIELD(b, c, CB_SCTLR, MEMATTR)
825#define GET_CB_SCTLR_MTCFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, MTCFG)
826#define GET_CB_SCTLR_SHCFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, SHCFG)
827#define GET_CB_SCTLR_RACFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, RACFG)
828#define GET_CB_SCTLR_WACFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, WACFG)
829#define GET_CB_SCTLR_NSCFG(b, c) GET_CONTEXT_FIELD(b, c, CB_SCTLR, NSCFG)
830
831/* Invalidate TLB by ASID: CB_TLBIASID */
832#define SET_CB_TLBIASID_ASID(b, c, v) \
833 SET_CONTEXT_FIELD(b, c, CB_TLBIASID, ASID, v)
834
835#define GET_CB_TLBIASID_ASID(b, c) \
836 GET_CONTEXT_FIELD(b, c, CB_TLBIASID, ASID)
837
838/* Invalidate TLB by VA: CB_TLBIVA */
839#define SET_CB_TLBIVA_ASID(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TLBIVA, ASID, v)
840#define SET_CB_TLBIVA_VA(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TLBIVA, VA, v)
841
842#define GET_CB_TLBIVA_ASID(b, c) GET_CONTEXT_FIELD(b, c, CB_TLBIVA, ASID)
843#define GET_CB_TLBIVA_VA(b, c) GET_CONTEXT_FIELD(b, c, CB_TLBIVA, VA)
844
845/* Invalidate TLB by VA, All ASID: CB_TLBIVAA */
846#define SET_CB_TLBIVAA_VA(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TLBIVAA, VA, v)
847
848#define GET_CB_TLBIVAA_VA(b, c) GET_CONTEXT_FIELD(b, c, CB_TLBIVAA, VA)
849
850/* Invalidate TLB by VA, All ASID, Last Level: CB_TLBIVAAL */
851#define SET_CB_TLBIVAAL_VA(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TLBIVAAL, VA, v)
852
853#define GET_CB_TLBIVAAL_VA(b, c) GET_CONTEXT_FIELD(b, c, CB_TLBIVAAL, VA)
854
855/* Invalidate TLB by VA, Last Level: CB_TLBIVAL */
856#define SET_CB_TLBIVAL_ASID(b, c, v) \
857 SET_CONTEXT_FIELD(b, c, CB_TLBIVAL, ASID, v)
858#define SET_CB_TLBIVAL_VA(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TLBIVAL, VA, v)
859
860#define GET_CB_TLBIVAL_ASID(b, c) \
861 GET_CONTEXT_FIELD(b, c, CB_TLBIVAL, ASID)
862#define GET_CB_TLBIVAL_VA(b, c) GET_CONTEXT_FIELD(b, c, CB_TLBIVAL, VA)
863
864/* TLB Status: CB_TLBSTATUS */
865#define SET_CB_TLBSTATUS_SACTIVE(b, c, v) \
866 SET_CONTEXT_FIELD(b, c, CB_TLBSTATUS, SACTIVE, v)
867
868#define GET_CB_TLBSTATUS_SACTIVE(b, c) \
869 GET_CONTEXT_FIELD(b, c, CB_TLBSTATUS, SACTIVE)
870
871/* Translation Table Base Control Register: CB_TTBCR */
872#define SET_CB_TTBCR_T0SZ(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBCR, T0SZ, v)
873#define SET_CB_TTBCR_PD0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBCR, PD0, v)
874#define SET_CB_TTBCR_PD1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBCR, PD1, v)
875#define SET_CB_TTBCR_NSCFG0(b, c, v) \
876 SET_CONTEXT_FIELD(b, c, CB_TTBCR, NSCFG0, v)
877#define SET_CB_TTBCR_NSCFG1(b, c, v) \
878 SET_CONTEXT_FIELD(b, c, CB_TTBCR, NSCFG1, v)
879#define SET_CB_TTBCR_EAE(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBCR, EAE, v)
880
881#define GET_CB_TTBCR_T0SZ(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBCR, T0SZ)
882#define GET_CB_TTBCR_PD0(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBCR, PD0)
883#define GET_CB_TTBCR_PD1(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBCR, PD1)
884#define GET_CB_TTBCR_NSCFG0(b, c) \
885 GET_CONTEXT_FIELD(b, c, CB_TTBCR, NSCFG0)
886#define GET_CB_TTBCR_NSCFG1(b, c) \
887 GET_CONTEXT_FIELD(b, c, CB_TTBCR, NSCFG1)
888#define GET_CB_TTBCR_EAE(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBCR, EAE)
889
890/* Translation Table Base Register 0: CB_TTBR */
891#define SET_CB_TTBR0_IRGN1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, IRGN1, v)
892#define SET_CB_TTBR0_S(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, S, v)
893#define SET_CB_TTBR0_RGN(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, RGN, v)
894#define SET_CB_TTBR0_NOS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, NOS, v)
895#define SET_CB_TTBR0_IRGN0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, IRGN0, v)
896#define SET_CB_TTBR0_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR0, ADDR, v)
897
898#define GET_CB_TTBR0_IRGN1(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, IRGN1)
899#define GET_CB_TTBR0_S(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, S)
900#define GET_CB_TTBR0_RGN(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, RGN)
901#define GET_CB_TTBR0_NOS(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, NOS)
902#define GET_CB_TTBR0_IRGN0(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, IRGN0)
903#define GET_CB_TTBR0_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR0, ADDR)
904
905/* Translation Table Base Register 1: CB_TTBR1 */
906#define SET_CB_TTBR1_IRGN1(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, IRGN1, v)
907#define SET_CB_TTBR1_0S(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, S, v)
908#define SET_CB_TTBR1_RGN(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, RGN, v)
909#define SET_CB_TTBR1_NOS(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, NOS, v)
910#define SET_CB_TTBR1_IRGN0(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, IRGN0, v)
911#define SET_CB_TTBR1_ADDR(b, c, v) SET_CONTEXT_FIELD(b, c, CB_TTBR1, ADDR, v)
912
913#define GET_CB_TTBR1_IRGN1(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, IRGN1)
914#define GET_CB_TTBR1_0S(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, S)
915#define GET_CB_TTBR1_RGN(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, RGN)
916#define GET_CB_TTBR1_NOS(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, NOS)
917#define GET_CB_TTBR1_IRGN0(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, IRGN0)
918#define GET_CB_TTBR1_ADDR(b, c) GET_CONTEXT_FIELD(b, c, CB_TTBR1, ADDR)
919
920/* Global Register Space 0 */
921#define CR0 (0x0000)
922#define SCR1 (0x0004)
923#define CR2 (0x0008)
924#define ACR (0x0010)
925#define IDR0 (0x0020)
926#define IDR1 (0x0024)
927#define IDR2 (0x0028)
928#define IDR7 (0x003C)
929#define GFAR (0x0040)
930#define GFSR (0x0044)
931#define GFSRRESTORE (0x004C)
932#define GFSYNR0 (0x0050)
933#define GFSYNR1 (0x0054)
934#define GFSYNR2 (0x0058)
935#define TLBIVMID (0x0064)
936#define TLBIALLNSNH (0x0068)
937#define TLBIALLH (0x006C)
938#define TLBGSYNC (0x0070)
939#define TLBGSTATUS (0x0074)
940#define TLBIVAH (0x0078)
941#define GATS1UR (0x0100)
942#define GATS1UW (0x0108)
943#define GATS1PR (0x0110)
944#define GATS1PW (0x0118)
945#define GATS12UR (0x0120)
946#define GATS12UW (0x0128)
947#define GATS12PR (0x0130)
948#define GATS12PW (0x0138)
949#define GPAR (0x0180)
950#define GATSR (0x0188)
951#define NSCR0 (0x0400)
952#define NSCR2 (0x0408)
953#define NSACR (0x0410)
954#define SMR (0x0800)
955#define S2CR (0x0C00)
956
957/* Global Register Space 1 */
958#define CBAR (0x1000)
959#define CBFRSYNRA (0x1400)
960
961/* Implementation defined Register Space */
Olav Haugancd932192013-01-31 18:30:15 -0800[diff] [blame^]962#define MICRO_MMU_CTRL (0x2000)
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]963#define PREDICTIONDIS0 (0x204C)
964#define PREDICTIONDIS1 (0x2050)
965#define S1L1BFBLP0 (0x215C)
966
967/* Performance Monitoring Register Space */
968#define PMEVCNTR_N (0x3000)
969#define PMEVTYPER_N (0x3400)
970#define PMCGCR_N (0x3800)
971#define PMCGSMR_N (0x3A00)
972#define PMCNTENSET_N (0x3C00)
973#define PMCNTENCLR_N (0x3C20)
974#define PMINTENSET_N (0x3C40)
975#define PMINTENCLR_N (0x3C60)
976#define PMOVSCLR_N (0x3C80)
977#define PMOVSSET_N (0x3CC0)
978#define PMCFGR (0x3E00)
979#define PMCR (0x3E04)
980#define PMCEID0 (0x3E20)
981#define PMCEID1 (0x3E24)
982#define PMAUTHSTATUS (0x3FB8)
983#define PMDEVTYPE (0x3FCC)
984
985/* Secure Status Determination Address Space */
986#define SSDR_N (0x4000)
987
988/* Stage 1 Context Bank Format */
989#define CB_SCTLR (0x000)
990#define CB_ACTLR (0x004)
991#define CB_RESUME (0x008)
992#define CB_TTBR0 (0x020)
993#define CB_TTBR1 (0x028)
994#define CB_TTBCR (0x030)
995#define CB_CONTEXTIDR (0x034)
996#define CB_PRRR (0x038)
997#define CB_NMRR (0x03C)
998#define CB_PAR (0x050)
999#define CB_FSR (0x058)
1000#define CB_FSRRESTORE (0x05C)
1001#define CB_FAR (0x060)
1002#define CB_FSYNR0 (0x068)
1003#define CB_FSYNR1 (0x06C)
1004#define CB_TLBIVA (0x600)
1005#define CB_TLBIVAA (0x608)
1006#define CB_TLBIASID (0x610)
1007#define CB_TLBIALL (0x618)
1008#define CB_TLBIVAL (0x620)
1009#define CB_TLBIVAAL (0x628)
1010#define CB_TLBSYNC (0x7F0)
1011#define CB_TLBSTATUS (0x7F4)
1012#define CB_ATS1PR (0x800)
1013#define CB_ATS1PW (0x808)
1014#define CB_ATS1UR (0x810)
1015#define CB_ATS1UW (0x818)
1016#define CB_ATSR (0x8F0)
1017#define CB_PMXEVCNTR_N (0xE00)
1018#define CB_PMXEVTYPER_N (0xE80)
1019#define CB_PMCFGR (0xF00)
1020#define CB_PMCR (0xF04)
1021#define CB_PMCEID0 (0xF20)
1022#define CB_PMCEID1 (0xF24)
1023#define CB_PMCNTENSET (0xF40)
1024#define CB_PMCNTENCLR (0xF44)
1025#define CB_PMINTENSET (0xF48)
1026#define CB_PMINTENCLR (0xF4C)
1027#define CB_PMOVSCLR (0xF50)
1028#define CB_PMOVSSET (0xF58)
1029#define CB_PMAUTHSTATUS (0xFB8)
1030
1031/* Global Register Fields */
1032/* Configuration Register: CR0 */
1033#define CR0_NSCFG (CR0_NSCFG_MASK << CR0_NSCFG_SHIFT)
1034#define CR0_WACFG (CR0_WACFG_MASK << CR0_WACFG_SHIFT)
1035#define CR0_RACFG (CR0_RACFG_MASK << CR0_RACFG_SHIFT)
1036#define CR0_SHCFG (CR0_SHCFG_MASK << CR0_SHCFG_SHIFT)
1037#define CR0_SMCFCFG (CR0_SMCFCFG_MASK << CR0_SMCFCFG_SHIFT)
1038#define CR0_MTCFG (CR0_MTCFG_MASK << CR0_MTCFG_SHIFT)
1039#define CR0_MEMATTR (CR0_MEMATTR_MASK << CR0_MEMATTR_SHIFT)
1040#define CR0_BSU (CR0_BSU_MASK << CR0_BSU_SHIFT)
1041#define CR0_FB (CR0_FB_MASK << CR0_FB_SHIFT)
1042#define CR0_PTM (CR0_PTM_MASK << CR0_PTM_SHIFT)
1043#define CR0_VMIDPNE (CR0_VMIDPNE_MASK << CR0_VMIDPNE_SHIFT)
1044#define CR0_USFCFG (CR0_USFCFG_MASK << CR0_USFCFG_SHIFT)
1045#define CR0_GSE (CR0_GSE_MASK << CR0_GSE_SHIFT)
1046#define CR0_STALLD (CR0_STALLD_MASK << CR0_STALLD_SHIFT)
1047#define CR0_TRANSIENTCFG (CR0_TRANSIENTCFG_MASK << CR0_TRANSIENTCFG_SHIFT)
1048#define CR0_GCFGFIE (CR0_GCFGFIE_MASK << CR0_GCFGFIE_SHIFT)
1049#define CR0_GCFGFRE (CR0_GCFGFRE_MASK << CR0_GCFGFRE_SHIFT)
1050#define CR0_GFIE (CR0_GFIE_MASK << CR0_GFIE_SHIFT)
1051#define CR0_GFRE (CR0_GFRE_MASK << CR0_GFRE_SHIFT)
1052#define CR0_CLIENTPD (CR0_CLIENTPD_MASK << CR0_CLIENTPD_SHIFT)
1053
1054/* Configuration Register: CR2 */
1055#define CR2_BPVMID (CR2_BPVMID_MASK << CR2_BPVMID_SHIFT)
1056
1057/* Global Address Translation, Stage 1, Privileged Read: GATS1PR */
1058#define GATS1PR_ADDR (GATS1PR_ADDR_MASK << GATS1PR_ADDR_SHIFT)
1059#define GATS1PR_NDX (GATS1PR_NDX_MASK << GATS1PR_NDX_SHIFT)
1060
1061/* Global Address Translation, Stage 1, Privileged Write: GATS1PW */
1062#define GATS1PW_ADDR (GATS1PW_ADDR_MASK << GATS1PW_ADDR_SHIFT)
1063#define GATS1PW_NDX (GATS1PW_NDX_MASK << GATS1PW_NDX_SHIFT)
1064
1065/* Global Address Translation, Stage 1, User Read: GATS1UR */
1066#define GATS1UR_ADDR (GATS1UR_ADDR_MASK << GATS1UR_ADDR_SHIFT)
1067#define GATS1UR_NDX (GATS1UR_NDX_MASK << GATS1UR_NDX_SHIFT)
1068
1069/* Global Address Translation, Stage 1, User Write: GATS1UW */
1070#define GATS1UW_ADDR (GATS1UW_ADDR_MASK << GATS1UW_ADDR_SHIFT)
1071#define GATS1UW_NDX (GATS1UW_NDX_MASK << GATS1UW_NDX_SHIFT)
1072
1073/* Global Address Translation, Stage 1 and 2, Privileged Read: GATS1PR */
1074#define GATS12PR_ADDR (GATS12PR_ADDR_MASK << GATS12PR_ADDR_SHIFT)
1075#define GATS12PR_NDX (GATS12PR_NDX_MASK << GATS12PR_NDX_SHIFT)
1076
1077/* Global Address Translation, Stage 1 and 2, Privileged Write: GATS1PW */
1078#define GATS12PW_ADDR (GATS12PW_ADDR_MASK << GATS12PW_ADDR_SHIFT)
1079#define GATS12PW_NDX (GATS12PW_NDX_MASK << GATS12PW_NDX_SHIFT)
1080
1081/* Global Address Translation, Stage 1 and 2, User Read: GATS1UR */
1082#define GATS12UR_ADDR (GATS12UR_ADDR_MASK << GATS12UR_ADDR_SHIFT)
1083#define GATS12UR_NDX (GATS12UR_NDX_MASK << GATS12UR_NDX_SHIFT)
1084
1085/* Global Address Translation, Stage 1 and 2, User Write: GATS1UW */
1086#define GATS12UW_ADDR (GATS12UW_ADDR_MASK << GATS12UW_ADDR_SHIFT)
1087#define GATS12UW_NDX (GATS12UW_NDX_MASK << GATS12UW_NDX_SHIFT)
1088
1089/* Global Address Translation Status Register: GATSR */
1090#define GATSR_ACTIVE (GATSR_ACTIVE_MASK << GATSR_ACTIVE_SHIFT)
1091
1092/* Global Fault Address Register: GFAR */
1093#define GFAR_FADDR (GFAR_FADDR_MASK << GFAR_FADDR_SHIFT)
1094
1095/* Global Fault Status Register: GFSR */
1096#define GFSR_ICF (GFSR_ICF_MASK << GFSR_ICF_SHIFT)
1097#define GFSR_USF (GFSR_USF_MASK << GFSR_USF_SHIFT)
1098#define GFSR_SMCF (GFSR_SMCF_MASK << GFSR_SMCF_SHIFT)
1099#define GFSR_UCBF (GFSR_UCBF_MASK << GFSR_UCBF_SHIFT)
1100#define GFSR_UCIF (GFSR_UCIF_MASK << GFSR_UCIF_SHIFT)
1101#define GFSR_CAF (GFSR_CAF_MASK << GFSR_CAF_SHIFT)
1102#define GFSR_EF (GFSR_EF_MASK << GFSR_EF_SHIFT)
1103#define GFSR_PF (GFSR_PF_MASK << GFSR_PF_SHIFT)
1104#define GFSR_MULTI (GFSR_MULTI_MASK << GFSR_MULTI_SHIFT)
1105
1106/* Global Fault Syndrome Register 0: GFSYNR0 */
1107#define GFSYNR0_NESTED (GFSYNR0_NESTED_MASK << GFSYNR0_NESTED_SHIFT)
1108#define GFSYNR0_WNR (GFSYNR0_WNR_MASK << GFSYNR0_WNR_SHIFT)
1109#define GFSYNR0_PNU (GFSYNR0_PNU_MASK << GFSYNR0_PNU_SHIFT)
1110#define GFSYNR0_IND (GFSYNR0_IND_MASK << GFSYNR0_IND_SHIFT)
1111#define GFSYNR0_NSSTATE (GFSYNR0_NSSTATE_MASK << GFSYNR0_NSSTATE_SHIFT)
1112#define GFSYNR0_NSATTR (GFSYNR0_NSATTR_MASK << GFSYNR0_NSATTR_SHIFT)
1113
1114/* Global Fault Syndrome Register 1: GFSYNR1 */
1115#define GFSYNR1_SID (GFSYNR1_SID_MASK << GFSYNR1_SID_SHIFT)
1116
1117/* Global Physical Address Register: GPAR */
1118#define GPAR_F (GPAR_F_MASK << GPAR_F_SHIFT)
1119#define GPAR_SS (GPAR_SS_MASK << GPAR_SS_SHIFT)
1120#define GPAR_OUTER (GPAR_OUTER_MASK << GPAR_OUTER_SHIFT)
1121#define GPAR_INNER (GPAR_INNER_MASK << GPAR_INNER_SHIFT)
1122#define GPAR_SH (GPAR_SH_MASK << GPAR_SH_SHIFT)
1123#define GPAR_NS (GPAR_NS_MASK << GPAR_NS_SHIFT)
1124#define GPAR_NOS (GPAR_NOS_MASK << GPAR_NOS_SHIFT)
1125#define GPAR_PA (GPAR_PA_MASK << GPAR_PA_SHIFT)
1126#define GPAR_TF (GPAR_TF_MASK << GPAR_TF_SHIFT)
1127#define GPAR_AFF (GPAR_AFF_MASK << GPAR_AFF_SHIFT)
1128#define GPAR_PF (GPAR_PF_MASK << GPAR_PF_SHIFT)
1129#define GPAR_EF (GPAR_EF_MASK << GPAR_EF_SHIFT)
1130#define GPAR_TLCMCF (GPAR_TLBMCF_MASK << GPAR_TLCMCF_SHIFT)
1131#define GPAR_TLBLKF (GPAR_TLBLKF_MASK << GPAR_TLBLKF_SHIFT)
1132#define GPAR_UCBF (GPAR_UCBF_MASK << GFAR_UCBF_SHIFT)
1133
1134/* Identification Register: IDR0 */
1135#define IDR0_NUMSMRG (IDR0_NUMSMRG_MASK << IDR0_NUMSMGR_SHIFT)
1136#define IDR0_NUMSIDB (IDR0_NUMSIDB_MASK << IDR0_NUMSIDB_SHIFT)
1137#define IDR0_BTM (IDR0_BTM_MASK << IDR0_BTM_SHIFT)
1138#define IDR0_CTTW (IDR0_CTTW_MASK << IDR0_CTTW_SHIFT)
1139#define IDR0_NUMIRPT (IDR0_NUMIPRT_MASK << IDR0_NUMIRPT_SHIFT)
1140#define IDR0_PTFS (IDR0_PTFS_MASK << IDR0_PTFS_SHIFT)
1141#define IDR0_SMS (IDR0_SMS_MASK << IDR0_SMS_SHIFT)
1142#define IDR0_NTS (IDR0_NTS_MASK << IDR0_NTS_SHIFT)
1143#define IDR0_S2TS (IDR0_S2TS_MASK << IDR0_S2TS_SHIFT)
1144#define IDR0_S1TS (IDR0_S1TS_MASK << IDR0_S1TS_SHIFT)
1145#define IDR0_SES (IDR0_SES_MASK << IDR0_SES_SHIFT)
1146
1147/* Identification Register: IDR1 */
1148#define IDR1_NUMCB (IDR1_NUMCB_MASK << IDR1_NUMCB_SHIFT)
1149#define IDR1_NUMSSDNDXB (IDR1_NUMSSDNDXB_MASK << IDR1_NUMSSDNDXB_SHIFT)
1150#define IDR1_SSDTP (IDR1_SSDTP_MASK << IDR1_SSDTP_SHIFT)
1151#define IDR1_SMCD (IDR1_SMCD_MASK << IDR1_SMCD_SHIFT)
1152#define IDR1_NUMS2CB (IDR1_NUMS2CB_MASK << IDR1_NUMS2CB_SHIFT)
1153#define IDR1_NUMPAGENDXB (IDR1_NUMPAGENDXB_MASK << IDR1_NUMPAGENDXB_SHIFT)
1154#define IDR1_PAGESIZE (IDR1_PAGESIZE_MASK << IDR1_PAGESIZE_SHIFT)
1155
1156/* Identification Register: IDR2 */
1157#define IDR2_IAS (IDR2_IAS_MASK << IDR2_IAS_SHIFT)
1158#define IDR1_OAS (IDR2_OAS_MASK << IDR2_OAS_SHIFT)
1159
1160/* Identification Register: IDR7 */
1161#define IDR7_MINOR (IDR7_MINOR_MASK << IDR7_MINOR_SHIFT)
1162#define IDR7_MAJOR (IDR7_MAJOR_MASK << IDR7_MAJOR_SHIFT)
1163
1164/* Stream to Context Register: S2CR */
1165#define S2CR_CBNDX (S2CR_CBNDX_MASK << S2cR_CBNDX_SHIFT)
1166#define S2CR_SHCFG (S2CR_SHCFG_MASK << s2CR_SHCFG_SHIFT)
1167#define S2CR_MTCFG (S2CR_MTCFG_MASK << S2CR_MTCFG_SHIFT)
1168#define S2CR_MEMATTR (S2CR_MEMATTR_MASK << S2CR_MEMATTR_SHIFT)
1169#define S2CR_TYPE (S2CR_TYPE_MASK << S2CR_TYPE_SHIFT)
1170#define S2CR_NSCFG (S2CR_NSCFG_MASK << S2CR_NSCFG_SHIFT)
1171#define S2CR_RACFG (S2CR_RACFG_MASK << S2CR_RACFG_SHIFT)
1172#define S2CR_WACFG (S2CR_WACFG_MASK << S2CR_WACFG_SHIFT)
1173#define S2CR_PRIVCFG (S2CR_PRIVCFG_MASK << S2CR_PRIVCFG_SHIFT)
1174#define S2CR_INSTCFG (S2CR_INSTCFG_MASK << S2CR_INSTCFG_SHIFT)
1175#define S2CR_TRANSIENTCFG (S2CR_TRANSIENTCFG_MASK << S2CR_TRANSIENTCFG_SHIFT)
1176#define S2CR_VMID (S2CR_VMID_MASK << S2CR_VMID_SHIFT)
1177#define S2CR_BSU (S2CR_BSU_MASK << S2CR_BSU_SHIFT)
1178#define S2CR_FB (S2CR_FB_MASK << S2CR_FB_SHIFT)
1179
1180/* Stream Match Register: SMR */
1181#define SMR_ID (SMR_ID_MASK << SMR_ID_SHIFT)
1182#define SMR_MASK (SMR_MASK_MASK << SMR_MASK_SHIFT)
1183#define SMR_VALID (SMR_VALID_MASK << SMR_VALID_SHIFT)
1184
1185/* Global TLB Status: TLBGSTATUS */
1186#define TLBGSTATUS_GSACTIVE (TLBGSTATUS_GSACTIVE_MASK << \
1187 TLBGSTATUS_GSACTIVE_SHIFT)
1188/* Invalidate Hyp TLB by VA: TLBIVAH */
1189#define TLBIVAH_ADDR (TLBIVAH_ADDR_MASK << TLBIVAH_ADDR_SHIFT)
1190
1191/* Invalidate TLB by VMID: TLBIVMID */
1192#define TLBIVMID_VMID (TLBIVMID_VMID_MASK << TLBIVMID_VMID_SHIFT)
1193
1194/* Context Bank Attribute Register: CBAR */
1195#define CBAR_VMID (CBAR_VMID_MASK << CBAR_VMID_SHIFT)
1196#define CBAR_CBNDX (CBAR_CBNDX_MASK << CBAR_CBNDX_SHIFT)
1197#define CBAR_BPSHCFG (CBAR_BPSHCFG_MASK << CBAR_BPSHCFG_SHIFT)
1198#define CBAR_HYPC (CBAR_HYPC_MASK << CBAR_HYPC_SHIFT)
1199#define CBAR_FB (CBAR_FB_MASK << CBAR_FB_SHIFT)
1200#define CBAR_MEMATTR (CBAR_MEMATTR_MASK << CBAR_MEMATTR_SHIFT)
1201#define CBAR_TYPE (CBAR_TYPE_MASK << CBAR_TYPE_SHIFT)
1202#define CBAR_BSU (CBAR_BSU_MASK << CBAR_BSU_SHIFT)
1203#define CBAR_RACFG (CBAR_RACFG_MASK << CBAR_RACFG_SHIFT)
1204#define CBAR_WACFG (CBAR_WACFG_MASK << CBAR_WACFG_SHIFT)
1205#define CBAR_IRPTNDX (CBAR_IRPTNDX_MASK << CBAR_IRPTNDX_SHIFT)
1206
1207/* Context Bank Fault Restricted Syndrome Register A: CBFRSYNRA */
1208#define CBFRSYNRA_SID (CBFRSYNRA_SID_MASK << CBFRSYNRA_SID_SHIFT)
1209
1210/* Performance Monitoring Register Fields */
1211
1212/* Stage 1 Context Bank Format Fields */
1213/* Auxiliary Control Register: CB_ACTLR */
1214#define CB_ACTLR_REQPRIORITY \
1215 (CB_ACTLR_REQPRIORITY_MASK << CB_ACTLR_REQPRIORITY_SHIFT)
1216#define CB_ACTLR_REQPRIORITYCFG \
1217 (CB_ACTLR_REQPRIORITYCFG_MASK << CB_ACTLR_REQPRIORITYCFG_SHIFT)
1218#define CB_ACTLR_PRIVCFG (CB_ACTLR_PRIVCFG_MASK << CB_ACTLR_PRIVCFG_SHIFT)
1219#define CB_ACTLR_BPRCOSH (CB_ACTLR_BPRCOSH_MASK << CB_ACTLR_BPRCOSH_SHIFT)
1220#define CB_ACTLR_BPRCISH (CB_ACTLR_BPRCISH_MASK << CB_ACTLR_BPRCISH_SHIFT)
1221#define CB_ACTLR_BPRCNSH (CB_ACTLR_BPRCNSH_MASK << CB_ACTLR_BPRCNSH_SHIFT)
1222
1223/* Address Translation, Stage 1, Privileged Read: CB_ATS1PR */
1224#define CB_ATS1PR_ADDR (CB_ATS1PR_ADDR_MASK << CB_ATS1PR_ADDR_SHIFT)
1225
1226/* Address Translation, Stage 1, Privileged Write: CB_ATS1PW */
1227#define CB_ATS1PW_ADDR (CB_ATS1PW_ADDR_MASK << CB_ATS1PW_ADDR_SHIFT)
1228
1229/* Address Translation, Stage 1, User Read: CB_ATS1UR */
1230#define CB_ATS1UR_ADDR (CB_ATS1UR_ADDR_MASK << CB_ATS1UR_ADDR_SHIFT)
1231
1232/* Address Translation, Stage 1, User Write: CB_ATS1UW */
1233#define CB_ATS1UW_ADDR (CB_ATS1UW_ADDR_MASK << CB_ATS1UW_ADDR_SHIFT)
1234
1235/* Address Translation Status Register: CB_ATSR */
1236#define CB_ATSR_ACTIVE (CB_ATSR_ACTIVE_MASK << CB_ATSR_ACTIVE_SHIFT)
1237
1238/* Context ID Register: CB_CONTEXTIDR */
1239#define CB_CONTEXTIDR_ASID (CB_CONTEXTIDR_ASID_MASK << \
1240 CB_CONTEXTIDR_ASID_SHIFT)
1241#define CB_CONTEXTIDR_PROCID (CB_CONTEXTIDR_PROCID_MASK << \
1242 CB_CONTEXTIDR_PROCID_SHIFT)
1243
1244/* Fault Address Register: CB_FAR */
1245#define CB_FAR_FADDR (CB_FAR_FADDR_MASK << CB_FAR_FADDR_SHIFT)
1246
1247/* Fault Status Register: CB_FSR */
1248#define CB_FSR_TF (CB_FSR_TF_MASK << CB_FSR_TF_SHIFT)
1249#define CB_FSR_AFF (CB_FSR_AFF_MASK << CB_FSR_AFF_SHIFT)
1250#define CB_FSR_PF (CB_FSR_PF_MASK << CB_FSR_PF_SHIFT)
1251#define CB_FSR_EF (CB_FSR_EF_MASK << CB_FSR_EF_SHIFT)
1252#define CB_FSR_TLBMCF (CB_FSR_TLBMCF_MASK << CB_FSR_TLBMCF_SHIFT)
1253#define CB_FSR_TLBLKF (CB_FSR_TLBLKF_MASK << CB_FSR_TLBLKF_SHIFT)
1254#define CB_FSR_SS (CB_FSR_SS_MASK << CB_FSR_SS_SHIFT)
1255#define CB_FSR_MULTI (CB_FSR_MULTI_MASK << CB_FSR_MULTI_SHIFT)
1256
1257/* Fault Syndrome Register 0: CB_FSYNR0 */
1258#define CB_FSYNR0_PLVL (CB_FSYNR0_PLVL_MASK << CB_FSYNR0_PLVL_SHIFT)
1259#define CB_FSYNR0_S1PTWF (CB_FSYNR0_S1PTWF_MASK << CB_FSYNR0_S1PTWF_SHIFT)
1260#define CB_FSYNR0_WNR (CB_FSYNR0_WNR_MASK << CB_FSYNR0_WNR_SHIFT)
1261#define CB_FSYNR0_PNU (CB_FSYNR0_PNU_MASK << CB_FSYNR0_PNU_SHIFT)
1262#define CB_FSYNR0_IND (CB_FSYNR0_IND_MASK << CB_FSYNR0_IND_SHIFT)
1263#define CB_FSYNR0_NSSTATE (CB_FSYNR0_NSSTATE_MASK << CB_FSYNR0_NSSTATE_SHIFT)
1264#define CB_FSYNR0_NSATTR (CB_FSYNR0_NSATTR_MASK << CB_FSYNR0_NSATTR_SHIFT)
1265#define CB_FSYNR0_ATOF (CB_FSYNR0_ATOF_MASK << CB_FSYNR0_ATOF_SHIFT)
1266#define CB_FSYNR0_PTWF (CB_FSYNR0_PTWF_MASK << CB_FSYNR0_PTWF_SHIFT)
1267#define CB_FSYNR0_AFR (CB_FSYNR0_AFR_MASK << CB_FSYNR0_AFR_SHIFT)
1268#define CB_FSYNR0_S1CBNDX (CB_FSYNR0_S1CBNDX_MASK << CB_FSYNR0_S1CBNDX_SHIFT)
1269
1270/* Normal Memory Remap Register: CB_NMRR */
1271#define CB_NMRR_IR0 (CB_NMRR_IR0_MASK << CB_NMRR_IR0_SHIFT)
1272#define CB_NMRR_IR1 (CB_NMRR_IR1_MASK << CB_NMRR_IR1_SHIFT)
1273#define CB_NMRR_IR2 (CB_NMRR_IR2_MASK << CB_NMRR_IR2_SHIFT)
1274#define CB_NMRR_IR3 (CB_NMRR_IR3_MASK << CB_NMRR_IR3_SHIFT)
1275#define CB_NMRR_IR4 (CB_NMRR_IR4_MASK << CB_NMRR_IR4_SHIFT)
1276#define CB_NMRR_IR5 (CB_NMRR_IR5_MASK << CB_NMRR_IR5_SHIFT)
1277#define CB_NMRR_IR6 (CB_NMRR_IR6_MASK << CB_NMRR_IR6_SHIFT)
1278#define CB_NMRR_IR7 (CB_NMRR_IR7_MASK << CB_NMRR_IR7_SHIFT)
1279#define CB_NMRR_OR0 (CB_NMRR_OR0_MASK << CB_NMRR_OR0_SHIFT)
1280#define CB_NMRR_OR1 (CB_NMRR_OR1_MASK << CB_NMRR_OR1_SHIFT)
1281#define CB_NMRR_OR2 (CB_NMRR_OR2_MASK << CB_NMRR_OR2_SHIFT)
1282#define CB_NMRR_OR3 (CB_NMRR_OR3_MASK << CB_NMRR_OR3_SHIFT)
1283#define CB_NMRR_OR4 (CB_NMRR_OR4_MASK << CB_NMRR_OR4_SHIFT)
1284#define CB_NMRR_OR5 (CB_NMRR_OR5_MASK << CB_NMRR_OR5_SHIFT)
1285#define CB_NMRR_OR6 (CB_NMRR_OR6_MASK << CB_NMRR_OR6_SHIFT)
1286#define CB_NMRR_OR7 (CB_NMRR_OR7_MASK << CB_NMRR_OR7_SHIFT)
1287
1288/* Physical Address Register: CB_PAR */
1289#define CB_PAR_F (CB_PAR_F_MASK << CB_PAR_F_SHIFT)
1290#define CB_PAR_SS (CB_PAR_SS_MASK << CB_PAR_SS_SHIFT)
1291#define CB_PAR_OUTER (CB_PAR_OUTER_MASK << CB_PAR_OUTER_SHIFT)
1292#define CB_PAR_INNER (CB_PAR_INNER_MASK << CB_PAR_INNER_SHIFT)
1293#define CB_PAR_SH (CB_PAR_SH_MASK << CB_PAR_SH_SHIFT)
1294#define CB_PAR_NS (CB_PAR_NS_MASK << CB_PAR_NS_SHIFT)
1295#define CB_PAR_NOS (CB_PAR_NOS_MASK << CB_PAR_NOS_SHIFT)
1296#define CB_PAR_PA (CB_PAR_PA_MASK << CB_PAR_PA_SHIFT)
1297#define CB_PAR_TF (CB_PAR_TF_MASK << CB_PAR_TF_SHIFT)
1298#define CB_PAR_AFF (CB_PAR_AFF_MASK << CB_PAR_AFF_SHIFT)
1299#define CB_PAR_PF (CB_PAR_PF_MASK << CB_PAR_PF_SHIFT)
1300#define CB_PAR_TLBMCF (CB_PAR_TLBMCF_MASK << CB_PAR_TLBMCF_SHIFT)
1301#define CB_PAR_TLBLKF (CB_PAR_TLBLKF_MASK << CB_PAR_TLBLKF_SHIFT)
1302#define CB_PAR_ATOT (CB_PAR_ATOT_MASK << CB_PAR_ATOT_SHIFT)
1303#define CB_PAR_PLVL (CB_PAR_PLVL_MASK << CB_PAR_PLVL_SHIFT)
1304#define CB_PAR_STAGE (CB_PAR_STAGE_MASK << CB_PAR_STAGE_SHIFT)
1305
1306/* Primary Region Remap Register: CB_PRRR */
1307#define CB_PRRR_TR0 (CB_PRRR_TR0_MASK << CB_PRRR_TR0_SHIFT)
1308#define CB_PRRR_TR1 (CB_PRRR_TR1_MASK << CB_PRRR_TR1_SHIFT)
1309#define CB_PRRR_TR2 (CB_PRRR_TR2_MASK << CB_PRRR_TR2_SHIFT)
1310#define CB_PRRR_TR3 (CB_PRRR_TR3_MASK << CB_PRRR_TR3_SHIFT)
1311#define CB_PRRR_TR4 (CB_PRRR_TR4_MASK << CB_PRRR_TR4_SHIFT)
1312#define CB_PRRR_TR5 (CB_PRRR_TR5_MASK << CB_PRRR_TR5_SHIFT)
1313#define CB_PRRR_TR6 (CB_PRRR_TR6_MASK << CB_PRRR_TR6_SHIFT)
1314#define CB_PRRR_TR7 (CB_PRRR_TR7_MASK << CB_PRRR_TR7_SHIFT)
1315#define CB_PRRR_DS0 (CB_PRRR_DS0_MASK << CB_PRRR_DS0_SHIFT)
1316#define CB_PRRR_DS1 (CB_PRRR_DS1_MASK << CB_PRRR_DS1_SHIFT)
1317#define CB_PRRR_NS0 (CB_PRRR_NS0_MASK << CB_PRRR_NS0_SHIFT)
1318#define CB_PRRR_NS1 (CB_PRRR_NS1_MASK << CB_PRRR_NS1_SHIFT)
1319#define CB_PRRR_NOS0 (CB_PRRR_NOS0_MASK << CB_PRRR_NOS0_SHIFT)
1320#define CB_PRRR_NOS1 (CB_PRRR_NOS1_MASK << CB_PRRR_NOS1_SHIFT)
1321#define CB_PRRR_NOS2 (CB_PRRR_NOS2_MASK << CB_PRRR_NOS2_SHIFT)
1322#define CB_PRRR_NOS3 (CB_PRRR_NOS3_MASK << CB_PRRR_NOS3_SHIFT)
1323#define CB_PRRR_NOS4 (CB_PRRR_NOS4_MASK << CB_PRRR_NOS4_SHIFT)
1324#define CB_PRRR_NOS5 (CB_PRRR_NOS5_MASK << CB_PRRR_NOS5_SHIFT)
1325#define CB_PRRR_NOS6 (CB_PRRR_NOS6_MASK << CB_PRRR_NOS6_SHIFT)
1326#define CB_PRRR_NOS7 (CB_PRRR_NOS7_MASK << CB_PRRR_NOS7_SHIFT)
1327
1328/* Transaction Resume: CB_RESUME */
1329#define CB_RESUME_TNR (CB_RESUME_TNR_MASK << CB_RESUME_TNR_SHIFT)
1330
1331/* System Control Register: CB_SCTLR */
1332#define CB_SCTLR_M (CB_SCTLR_M_MASK << CB_SCTLR_M_SHIFT)
1333#define CB_SCTLR_TRE (CB_SCTLR_TRE_MASK << CB_SCTLR_TRE_SHIFT)
1334#define CB_SCTLR_AFE (CB_SCTLR_AFE_MASK << CB_SCTLR_AFE_SHIFT)
1335#define CB_SCTLR_AFFD (CB_SCTLR_AFFD_MASK << CB_SCTLR_AFFD_SHIFT)
1336#define CB_SCTLR_E (CB_SCTLR_E_MASK << CB_SCTLR_E_SHIFT)
1337#define CB_SCTLR_CFRE (CB_SCTLR_CFRE_MASK << CB_SCTLR_CFRE_SHIFT)
1338#define CB_SCTLR_CFIE (CB_SCTLR_CFIE_MASK << CB_SCTLR_CFIE_SHIFT)
1339#define CB_SCTLR_CFCFG (CB_SCTLR_CFCFG_MASK << CB_SCTLR_CFCFG_SHIFT)
1340#define CB_SCTLR_HUPCF (CB_SCTLR_HUPCF_MASK << CB_SCTLR_HUPCF_SHIFT)
1341#define CB_SCTLR_WXN (CB_SCTLR_WXN_MASK << CB_SCTLR_WXN_SHIFT)
1342#define CB_SCTLR_UWXN (CB_SCTLR_UWXN_MASK << CB_SCTLR_UWXN_SHIFT)
1343#define CB_SCTLR_ASIDPNE (CB_SCTLR_ASIDPNE_MASK << CB_SCTLR_ASIDPNE_SHIFT)
1344#define CB_SCTLR_TRANSIENTCFG (CB_SCTLR_TRANSIENTCFG_MASK << \
1345 CB_SCTLR_TRANSIENTCFG_SHIFT)
1346#define CB_SCTLR_MEMATTR (CB_SCTLR_MEMATTR_MASK << CB_SCTLR_MEMATTR_SHIFT)
1347#define CB_SCTLR_MTCFG (CB_SCTLR_MTCFG_MASK << CB_SCTLR_MTCFG_SHIFT)
1348#define CB_SCTLR_SHCFG (CB_SCTLR_SHCFG_MASK << CB_SCTLR_SHCFG_SHIFT)
1349#define CB_SCTLR_RACFG (CB_SCTLR_RACFG_MASK << CB_SCTLR_RACFG_SHIFT)
1350#define CB_SCTLR_WACFG (CB_SCTLR_WACFG_MASK << CB_SCTLR_WACFG_SHIFT)
1351#define CB_SCTLR_NSCFG (CB_SCTLR_NSCFG_MASK << CB_SCTLR_NSCFG_SHIFT)
1352
1353/* Invalidate TLB by ASID: CB_TLBIASID */
1354#define CB_TLBIASID_ASID (CB_TLBIASID_ASID_MASK << CB_TLBIASID_ASID_SHIFT)
1355
1356/* Invalidate TLB by VA: CB_TLBIVA */
1357#define CB_TLBIVA_ASID (CB_TLBIVA_ASID_MASK << CB_TLBIVA_ASID_SHIFT)
1358#define CB_TLBIVA_VA (CB_TLBIVA_VA_MASK << CB_TLBIVA_VA_SHIFT)
1359
1360/* Invalidate TLB by VA, All ASID: CB_TLBIVAA */
1361#define CB_TLBIVAA_VA (CB_TLBIVAA_VA_MASK << CB_TLBIVAA_VA_SHIFT)
1362
1363/* Invalidate TLB by VA, All ASID, Last Level: CB_TLBIVAAL */
1364#define CB_TLBIVAAL_VA (CB_TLBIVAAL_VA_MASK << CB_TLBIVAAL_VA_SHIFT)
1365
1366/* Invalidate TLB by VA, Last Level: CB_TLBIVAL */
1367#define CB_TLBIVAL_ASID (CB_TLBIVAL_ASID_MASK << CB_TLBIVAL_ASID_SHIFT)
1368#define CB_TLBIVAL_VA (CB_TLBIVAL_VA_MASK << CB_TLBIVAL_VA_SHIFT)
1369
1370/* TLB Status: CB_TLBSTATUS */
1371#define CB_TLBSTATUS_SACTIVE (CB_TLBSTATUS_SACTIVE_MASK << \
1372 CB_TLBSTATUS_SACTIVE_SHIFT)
1373
1374/* Translation Table Base Control Register: CB_TTBCR */
1375#define CB_TTBCR_T0SZ (CB_TTBCR_T0SZ_MASK << CB_TTBCR_T0SZ_SHIFT)
1376#define CB_TTBCR_PD0 (CB_TTBCR_PD0_MASK << CB_TTBCR_PD0_SHIFT)
1377#define CB_TTBCR_PD1 (CB_TTBCR_PD1_MASK << CB_TTBCR_PD1_SHIFT)
1378#define CB_TTBCR_NSCFG0 (CB_TTBCR_NSCFG0_MASK << CB_TTBCR_NSCFG0_SHIFT)
1379#define CB_TTBCR_NSCFG1 (CB_TTBCR_NSCFG1_MASK << CB_TTBCR_NSCFG1_SHIFT)
1380#define CB_TTBCR_EAE (CB_TTBCR_EAE_MASK << CB_TTBCR_EAE_SHIFT)
1381
1382/* Translation Table Base Register 0: CB_TTBR0 */
1383#define CB_TTBR0_IRGN1 (CB_TTBR0_IRGN1_MASK << CB_TTBR0_IRGN1_SHIFT)
1384#define CB_TTBR0_S (CB_TTBR0_S_MASK << CB_TTBR0_S_SHIFT)
1385#define CB_TTBR0_RGN (CB_TTBR0_RGN_MASK << CB_TTBR0_RGN_SHIFT)
1386#define CB_TTBR0_NOS (CB_TTBR0_NOS_MASK << CB_TTBR0_NOS_SHIFT)
1387#define CB_TTBR0_IRGN0 (CB_TTBR0_IRGN0_MASK << CB_TTBR0_IRGN0_SHIFT)
1388#define CB_TTBR0_ADDR (CB_TTBR0_ADDR_MASK << CB_TTBR0_ADDR_SHIFT)
1389
1390/* Translation Table Base Register 1: CB_TTBR1 */
1391#define CB_TTBR1_IRGN1 (CB_TTBR1_IRGN1_MASK << CB_TTBR1_IRGN1_SHIFT)
1392#define CB_TTBR1_S (CB_TTBR1_S_MASK << CB_TTBR1_S_SHIFT)
1393#define CB_TTBR1_RGN (CB_TTBR1_RGN_MASK << CB_TTBR1_RGN_SHIFT)
1394#define CB_TTBR1_NOS (CB_TTBR1_NOS_MASK << CB_TTBR1_NOS_SHIFT)
1395#define CB_TTBR1_IRGN0 (CB_TTBR1_IRGN0_MASK << CB_TTBR1_IRGN0_SHIFT)
1396#define CB_TTBR1_ADDR (CB_TTBR1_ADDR_MASK << CB_TTBR1_ADDR_SHIFT)
1397
1398/* Global Register Masks */
1399/* Configuration Register 0 */
1400#define CR0_NSCFG_MASK 0x03
1401#define CR0_WACFG_MASK 0x03
1402#define CR0_RACFG_MASK 0x03
1403#define CR0_SHCFG_MASK 0x03
1404#define CR0_SMCFCFG_MASK 0x01
1405#define CR0_MTCFG_MASK 0x01
1406#define CR0_MEMATTR_MASK 0x0F
1407#define CR0_BSU_MASK 0x03
1408#define CR0_FB_MASK 0x01
1409#define CR0_PTM_MASK 0x01
1410#define CR0_VMIDPNE_MASK 0x01
1411#define CR0_USFCFG_MASK 0x01
1412#define CR0_GSE_MASK 0x01
1413#define CR0_STALLD_MASK 0x01
1414#define CR0_TRANSIENTCFG_MASK 0x03
1415#define CR0_GCFGFIE_MASK 0x01
1416#define CR0_GCFGFRE_MASK 0x01
1417#define CR0_GFIE_MASK 0x01
1418#define CR0_GFRE_MASK 0x01
1419#define CR0_CLIENTPD_MASK 0x01
1420
1421/* Configuration Register 2 */
1422#define CR2_BPVMID_MASK 0xFF
1423
1424/* Global Address Translation, Stage 1, Privileged Read: GATS1PR */
1425#define GATS1PR_ADDR_MASK 0xFFFFF
1426#define GATS1PR_NDX_MASK 0xFF
1427
1428/* Global Address Translation, Stage 1, Privileged Write: GATS1PW */
1429#define GATS1PW_ADDR_MASK 0xFFFFF
1430#define GATS1PW_NDX_MASK 0xFF
1431
1432/* Global Address Translation, Stage 1, User Read: GATS1UR */
1433#define GATS1UR_ADDR_MASK 0xFFFFF
1434#define GATS1UR_NDX_MASK 0xFF
1435
1436/* Global Address Translation, Stage 1, User Write: GATS1UW */
1437#define GATS1UW_ADDR_MASK 0xFFFFF
1438#define GATS1UW_NDX_MASK 0xFF
1439
1440/* Global Address Translation, Stage 1 and 2, Privileged Read: GATS1PR */
1441#define GATS12PR_ADDR_MASK 0xFFFFF
1442#define GATS12PR_NDX_MASK 0xFF
1443
1444/* Global Address Translation, Stage 1 and 2, Privileged Write: GATS1PW */
1445#define GATS12PW_ADDR_MASK 0xFFFFF
1446#define GATS12PW_NDX_MASK 0xFF
1447
1448/* Global Address Translation, Stage 1 and 2, User Read: GATS1UR */
1449#define GATS12UR_ADDR_MASK 0xFFFFF
1450#define GATS12UR_NDX_MASK 0xFF
1451
1452/* Global Address Translation, Stage 1 and 2, User Write: GATS1UW */
1453#define GATS12UW_ADDR_MASK 0xFFFFF
1454#define GATS12UW_NDX_MASK 0xFF
1455
1456/* Global Address Translation Status Register: GATSR */
1457#define GATSR_ACTIVE_MASK 0x01
1458
1459/* Global Fault Address Register: GFAR */
1460#define GFAR_FADDR_MASK 0xFFFFFFFF
1461
1462/* Global Fault Status Register: GFSR */
1463#define GFSR_ICF_MASK 0x01
1464#define GFSR_USF_MASK 0x01
1465#define GFSR_SMCF_MASK 0x01
1466#define GFSR_UCBF_MASK 0x01
1467#define GFSR_UCIF_MASK 0x01
1468#define GFSR_CAF_MASK 0x01
1469#define GFSR_EF_MASK 0x01
1470#define GFSR_PF_MASK 0x01
1471#define GFSR_MULTI_MASK 0x01
1472
1473/* Global Fault Syndrome Register 0: GFSYNR0 */
1474#define GFSYNR0_NESTED_MASK 0x01
1475#define GFSYNR0_WNR_MASK 0x01
1476#define GFSYNR0_PNU_MASK 0x01
1477#define GFSYNR0_IND_MASK 0x01
1478#define GFSYNR0_NSSTATE_MASK 0x01
1479#define GFSYNR0_NSATTR_MASK 0x01
1480
1481/* Global Fault Syndrome Register 1: GFSYNR1 */
1482#define GFSYNR1_SID_MASK 0x7FFF
1483#define GFSYNr1_SSD_IDX_MASK 0x7FFF
1484
1485/* Global Physical Address Register: GPAR */
1486#define GPAR_F_MASK 0x01
1487#define GPAR_SS_MASK 0x01
1488#define GPAR_OUTER_MASK 0x03
1489#define GPAR_INNER_MASK 0x03
1490#define GPAR_SH_MASK 0x01
1491#define GPAR_NS_MASK 0x01
1492#define GPAR_NOS_MASK 0x01
1493#define GPAR_PA_MASK 0xFFFFF
1494#define GPAR_TF_MASK 0x01
1495#define GPAR_AFF_MASK 0x01
1496#define GPAR_PF_MASK 0x01
1497#define GPAR_EF_MASK 0x01
1498#define GPAR_TLBMCF_MASK 0x01
1499#define GPAR_TLBLKF_MASK 0x01
1500#define GPAR_UCBF_MASK 0x01
1501
1502/* Identification Register: IDR0 */
1503#define IDR0_NUMSMRG_MASK 0xFF
1504#define IDR0_NUMSIDB_MASK 0x0F
1505#define IDR0_BTM_MASK 0x01
1506#define IDR0_CTTW_MASK 0x01
1507#define IDR0_NUMIPRT_MASK 0xFF
1508#define IDR0_PTFS_MASK 0x01
1509#define IDR0_SMS_MASK 0x01
1510#define IDR0_NTS_MASK 0x01
1511#define IDR0_S2TS_MASK 0x01
1512#define IDR0_S1TS_MASK 0x01
1513#define IDR0_SES_MASK 0x01
1514
1515/* Identification Register: IDR1 */
1516#define IDR1_NUMCB_MASK 0xFF
1517#define IDR1_NUMSSDNDXB_MASK 0x0F
1518#define IDR1_SSDTP_MASK 0x01
1519#define IDR1_SMCD_MASK 0x01
1520#define IDR1_NUMS2CB_MASK 0xFF
1521#define IDR1_NUMPAGENDXB_MASK 0x07
1522#define IDR1_PAGESIZE_MASK 0x01
1523
1524/* Identification Register: IDR2 */
1525#define IDR2_IAS_MASK 0x0F
1526#define IDR2_OAS_MASK 0x0F
1527
1528/* Identification Register: IDR7 */
1529#define IDR7_MINOR_MASK 0x0F
1530#define IDR7_MAJOR_MASK 0x0F
1531
1532/* Stream to Context Register: S2CR */
1533#define S2CR_CBNDX_MASK 0xFF
1534#define S2CR_SHCFG_MASK 0x03
1535#define S2CR_MTCFG_MASK 0x01
1536#define S2CR_MEMATTR_MASK 0x0F
1537#define S2CR_TYPE_MASK 0x03
1538#define S2CR_NSCFG_MASK 0x03
1539#define S2CR_RACFG_MASK 0x03
1540#define S2CR_WACFG_MASK 0x03
1541#define S2CR_PRIVCFG_MASK 0x03
1542#define S2CR_INSTCFG_MASK 0x03
1543#define S2CR_TRANSIENTCFG_MASK 0x03
1544#define S2CR_VMID_MASK 0xFF
1545#define S2CR_BSU_MASK 0x03
1546#define S2CR_FB_MASK 0x01
1547
1548/* Stream Match Register: SMR */
1549#define SMR_ID_MASK 0x7FFF
1550#define SMR_MASK_MASK 0x7FFF
1551#define SMR_VALID_MASK 0x01
1552
1553/* Global TLB Status: TLBGSTATUS */
1554#define TLBGSTATUS_GSACTIVE_MASK 0x01
1555
1556/* Invalidate Hyp TLB by VA: TLBIVAH */
1557#define TLBIVAH_ADDR_MASK 0xFFFFF
1558
1559/* Invalidate TLB by VMID: TLBIVMID */
1560#define TLBIVMID_VMID_MASK 0xFF
1561
1562/* Global Register Space 1 Mask */
1563/* Context Bank Attribute Register: CBAR */
1564#define CBAR_VMID_MASK 0xFF
1565#define CBAR_CBNDX_MASK 0x03
1566#define CBAR_BPSHCFG_MASK 0x03
1567#define CBAR_HYPC_MASK 0x01
1568#define CBAR_FB_MASK 0x01
1569#define CBAR_MEMATTR_MASK 0x0F
1570#define CBAR_TYPE_MASK 0x03
1571#define CBAR_BSU_MASK 0x03
1572#define CBAR_RACFG_MASK 0x03
1573#define CBAR_WACFG_MASK 0x03
1574#define CBAR_IRPTNDX_MASK 0xFF
1575
1576/* Context Bank Fault Restricted Syndrome Register A: CBFRSYNRA */
1577#define CBFRSYNRA_SID_MASK 0x7FFF
1578
Olav Haugancd932192013-01-31 18:30:15 -0800[diff] [blame^]1579/* Implementation defined register space masks */
1580#define MICRO_MMU_CTRL_HALT_REQ_MASK 0x01
1581#define MICRO_MMU_CTRL_IDLE_MASK 0x01
1582
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]1583/* Stage 1 Context Bank Format Masks */
1584/* Auxiliary Control Register: CB_ACTLR */
1585#define CB_ACTLR_REQPRIORITY_MASK 0x3
1586#define CB_ACTLR_REQPRIORITYCFG_MASK 0x1
1587#define CB_ACTLR_PRIVCFG_MASK 0x3
1588#define CB_ACTLR_BPRCOSH_MASK 0x1
1589#define CB_ACTLR_BPRCISH_MASK 0x1
1590#define CB_ACTLR_BPRCNSH_MASK 0x1
1591
1592/* Address Translation, Stage 1, Privileged Read: CB_ATS1PR */
1593#define CB_ATS1PR_ADDR_MASK 0xFFFFF
1594
1595/* Address Translation, Stage 1, Privileged Write: CB_ATS1PW */
1596#define CB_ATS1PW_ADDR_MASK 0xFFFFF
1597
1598/* Address Translation, Stage 1, User Read: CB_ATS1UR */
1599#define CB_ATS1UR_ADDR_MASK 0xFFFFF
1600
1601/* Address Translation, Stage 1, User Write: CB_ATS1UW */
1602#define CB_ATS1UW_ADDR_MASK 0xFFFFF
1603
1604/* Address Translation Status Register: CB_ATSR */
1605#define CB_ATSR_ACTIVE_MASK 0x01
1606
1607/* Context ID Register: CB_CONTEXTIDR */
1608#define CB_CONTEXTIDR_ASID_MASK 0xFF
1609#define CB_CONTEXTIDR_PROCID_MASK 0xFFFFFF
1610
1611/* Fault Address Register: CB_FAR */
1612#define CB_FAR_FADDR_MASK 0xFFFFFFFF
1613
1614/* Fault Status Register: CB_FSR */
1615#define CB_FSR_TF_MASK 0x01
1616#define CB_FSR_AFF_MASK 0x01
1617#define CB_FSR_PF_MASK 0x01
1618#define CB_FSR_EF_MASK 0x01
1619#define CB_FSR_TLBMCF_MASK 0x01
1620#define CB_FSR_TLBLKF_MASK 0x01
1621#define CB_FSR_SS_MASK 0x01
1622#define CB_FSR_MULTI_MASK 0x01
1623
1624/* Fault Syndrome Register 0: CB_FSYNR0 */
1625#define CB_FSYNR0_PLVL_MASK 0x03
1626#define CB_FSYNR0_S1PTWF_MASK 0x01
1627#define CB_FSYNR0_WNR_MASK 0x01
1628#define CB_FSYNR0_PNU_MASK 0x01
1629#define CB_FSYNR0_IND_MASK 0x01
1630#define CB_FSYNR0_NSSTATE_MASK 0x01
1631#define CB_FSYNR0_NSATTR_MASK 0x01
1632#define CB_FSYNR0_ATOF_MASK 0x01
1633#define CB_FSYNR0_PTWF_MASK 0x01
1634#define CB_FSYNR0_AFR_MASK 0x01
1635#define CB_FSYNR0_S1CBNDX_MASK 0xFF
1636
1637/* Normal Memory Remap Register: CB_NMRR */
1638#define CB_NMRR_IR0_MASK 0x03
1639#define CB_NMRR_IR1_MASK 0x03
1640#define CB_NMRR_IR2_MASK 0x03
1641#define CB_NMRR_IR3_MASK 0x03
1642#define CB_NMRR_IR4_MASK 0x03
1643#define CB_NMRR_IR5_MASK 0x03
1644#define CB_NMRR_IR6_MASK 0x03
1645#define CB_NMRR_IR7_MASK 0x03
1646#define CB_NMRR_OR0_MASK 0x03
1647#define CB_NMRR_OR1_MASK 0x03
1648#define CB_NMRR_OR2_MASK 0x03
1649#define CB_NMRR_OR3_MASK 0x03
1650#define CB_NMRR_OR4_MASK 0x03
1651#define CB_NMRR_OR5_MASK 0x03
1652#define CB_NMRR_OR6_MASK 0x03
1653#define CB_NMRR_OR7_MASK 0x03
1654
1655/* Physical Address Register: CB_PAR */
1656#define CB_PAR_F_MASK 0x01
1657#define CB_PAR_SS_MASK 0x01
1658#define CB_PAR_OUTER_MASK 0x03
1659#define CB_PAR_INNER_MASK 0x07
1660#define CB_PAR_SH_MASK 0x01
1661#define CB_PAR_NS_MASK 0x01
1662#define CB_PAR_NOS_MASK 0x01
1663#define CB_PAR_PA_MASK 0xFFFFF
1664#define CB_PAR_TF_MASK 0x01
1665#define CB_PAR_AFF_MASK 0x01
1666#define CB_PAR_PF_MASK 0x01
1667#define CB_PAR_TLBMCF_MASK 0x01
1668#define CB_PAR_TLBLKF_MASK 0x01
1669#define CB_PAR_ATOT_MASK 0x01
1670#define CB_PAR_PLVL_MASK 0x03
1671#define CB_PAR_STAGE_MASK 0x01
1672
1673/* Primary Region Remap Register: CB_PRRR */
1674#define CB_PRRR_TR0_MASK 0x03
1675#define CB_PRRR_TR1_MASK 0x03
1676#define CB_PRRR_TR2_MASK 0x03
1677#define CB_PRRR_TR3_MASK 0x03
1678#define CB_PRRR_TR4_MASK 0x03
1679#define CB_PRRR_TR5_MASK 0x03
1680#define CB_PRRR_TR6_MASK 0x03
1681#define CB_PRRR_TR7_MASK 0x03
1682#define CB_PRRR_DS0_MASK 0x01
1683#define CB_PRRR_DS1_MASK 0x01
1684#define CB_PRRR_NS0_MASK 0x01
1685#define CB_PRRR_NS1_MASK 0x01
1686#define CB_PRRR_NOS0_MASK 0x01
1687#define CB_PRRR_NOS1_MASK 0x01
1688#define CB_PRRR_NOS2_MASK 0x01
1689#define CB_PRRR_NOS3_MASK 0x01
1690#define CB_PRRR_NOS4_MASK 0x01
1691#define CB_PRRR_NOS5_MASK 0x01
1692#define CB_PRRR_NOS6_MASK 0x01
1693#define CB_PRRR_NOS7_MASK 0x01
1694
1695/* Transaction Resume: CB_RESUME */
1696#define CB_RESUME_TNR_MASK 0x01
1697
1698/* System Control Register: CB_SCTLR */
1699#define CB_SCTLR_M_MASK 0x01
1700#define CB_SCTLR_TRE_MASK 0x01
1701#define CB_SCTLR_AFE_MASK 0x01
1702#define CB_SCTLR_AFFD_MASK 0x01
1703#define CB_SCTLR_E_MASK 0x01
1704#define CB_SCTLR_CFRE_MASK 0x01
1705#define CB_SCTLR_CFIE_MASK 0x01
1706#define CB_SCTLR_CFCFG_MASK 0x01
1707#define CB_SCTLR_HUPCF_MASK 0x01
1708#define CB_SCTLR_WXN_MASK 0x01
1709#define CB_SCTLR_UWXN_MASK 0x01
1710#define CB_SCTLR_ASIDPNE_MASK 0x01
1711#define CB_SCTLR_TRANSIENTCFG_MASK 0x03
1712#define CB_SCTLR_MEMATTR_MASK 0x0F
1713#define CB_SCTLR_MTCFG_MASK 0x01
1714#define CB_SCTLR_SHCFG_MASK 0x03
1715#define CB_SCTLR_RACFG_MASK 0x03
1716#define CB_SCTLR_WACFG_MASK 0x03
1717#define CB_SCTLR_NSCFG_MASK 0x03
1718
1719/* Invalidate TLB by ASID: CB_TLBIASID */
1720#define CB_TLBIASID_ASID_MASK 0xFF
1721
1722/* Invalidate TLB by VA: CB_TLBIVA */
1723#define CB_TLBIVA_ASID_MASK 0xFF
1724#define CB_TLBIVA_VA_MASK 0xFFFFF
1725
1726/* Invalidate TLB by VA, All ASID: CB_TLBIVAA */
1727#define CB_TLBIVAA_VA_MASK 0xFFFFF
1728
1729/* Invalidate TLB by VA, All ASID, Last Level: CB_TLBIVAAL */
1730#define CB_TLBIVAAL_VA_MASK 0xFFFFF
1731
1732/* Invalidate TLB by VA, Last Level: CB_TLBIVAL */
1733#define CB_TLBIVAL_ASID_MASK 0xFF
1734#define CB_TLBIVAL_VA_MASK 0xFFFFF
1735
1736/* TLB Status: CB_TLBSTATUS */
1737#define CB_TLBSTATUS_SACTIVE_MASK 0x01
1738
1739/* Translation Table Base Control Register: CB_TTBCR */
1740#define CB_TTBCR_T0SZ_MASK 0x07
1741#define CB_TTBCR_PD0_MASK 0x01
1742#define CB_TTBCR_PD1_MASK 0x01
1743#define CB_TTBCR_NSCFG0_MASK 0x01
1744#define CB_TTBCR_NSCFG1_MASK 0x01
1745#define CB_TTBCR_EAE_MASK 0x01
1746
1747/* Translation Table Base Register 0/1: CB_TTBR */
1748#define CB_TTBR0_IRGN1_MASK 0x01
1749#define CB_TTBR0_S_MASK 0x01
1750#define CB_TTBR0_RGN_MASK 0x01
1751#define CB_TTBR0_NOS_MASK 0x01
1752#define CB_TTBR0_IRGN0_MASK 0x01
1753#define CB_TTBR0_ADDR_MASK 0xFFFFFF
1754
1755#define CB_TTBR1_IRGN1_MASK 0x1
1756#define CB_TTBR1_S_MASK 0x1
1757#define CB_TTBR1_RGN_MASK 0x1
1758#define CB_TTBR1_NOS_MASK 0X1
1759#define CB_TTBR1_IRGN0_MASK 0X1
1760#define CB_TTBR1_ADDR_MASK 0xFFFFFF
1761
1762/* Global Register Shifts */
1763/* Configuration Register: CR0 */
1764#define CR0_NSCFG_SHIFT 28
1765#define CR0_WACFG_SHIFT 26
1766#define CR0_RACFG_SHIFT 24
1767#define CR0_SHCFG_SHIFT 22
1768#define CR0_SMCFCFG_SHIFT 21
1769#define CR0_MTCFG_SHIFT 20
1770#define CR0_MEMATTR_SHIFT 16
1771#define CR0_BSU_SHIFT 14
1772#define CR0_FB_SHIFT 13
1773#define CR0_PTM_SHIFT 12
1774#define CR0_VMIDPNE_SHIFT 11
1775#define CR0_USFCFG_SHIFT 10
1776#define CR0_GSE_SHIFT 9
1777#define CR0_STALLD_SHIFT 8
1778#define CR0_TRANSIENTCFG_SHIFT 6
1779#define CR0_GCFGFIE_SHIFT 5
1780#define CR0_GCFGFRE_SHIFT 4
1781#define CR0_GFIE_SHIFT 2
1782#define CR0_GFRE_SHIFT 1
1783#define CR0_CLIENTPD_SHIFT 0
1784
1785/* Configuration Register: CR2 */
1786#define CR2_BPVMID_SHIFT 0
1787
1788/* Global Address Translation, Stage 1, Privileged Read: GATS1PR */
1789#define GATS1PR_ADDR_SHIFT 12
1790#define GATS1PR_NDX_SHIFT 0
1791
1792/* Global Address Translation, Stage 1, Privileged Write: GATS1PW */
1793#define GATS1PW_ADDR_SHIFT 12
1794#define GATS1PW_NDX_SHIFT 0
1795
1796/* Global Address Translation, Stage 1, User Read: GATS1UR */
1797#define GATS1UR_ADDR_SHIFT 12
1798#define GATS1UR_NDX_SHIFT 0
1799
1800/* Global Address Translation, Stage 1, User Write: GATS1UW */
1801#define GATS1UW_ADDR_SHIFT 12
1802#define GATS1UW_NDX_SHIFT 0
1803
1804/* Global Address Translation, Stage 1 and 2, Privileged Read: GATS12PR */
1805#define GATS12PR_ADDR_SHIFT 12
1806#define GATS12PR_NDX_SHIFT 0
1807
1808/* Global Address Translation, Stage 1 and 2, Privileged Write: GATS12PW */
1809#define GATS12PW_ADDR_SHIFT 12
1810#define GATS12PW_NDX_SHIFT 0
1811
1812/* Global Address Translation, Stage 1 and 2, User Read: GATS12UR */
1813#define GATS12UR_ADDR_SHIFT 12
1814#define GATS12UR_NDX_SHIFT 0
1815
1816/* Global Address Translation, Stage 1 and 2, User Write: GATS12UW */
1817#define GATS12UW_ADDR_SHIFT 12
1818#define GATS12UW_NDX_SHIFT 0
1819
1820/* Global Address Translation Status Register: GATSR */
1821#define GATSR_ACTIVE_SHIFT 0
1822
1823/* Global Fault Address Register: GFAR */
1824#define GFAR_FADDR_SHIFT 0
1825
1826/* Global Fault Status Register: GFSR */
1827#define GFSR_ICF_SHIFT 0
1828#define GFSR_USF_SHIFT 1
1829#define GFSR_SMCF_SHIFT 2
1830#define GFSR_UCBF_SHIFT 3
1831#define GFSR_UCIF_SHIFT 4
1832#define GFSR_CAF_SHIFT 5
1833#define GFSR_EF_SHIFT 6
1834#define GFSR_PF_SHIFT 7
1835#define GFSR_MULTI_SHIFT 31
1836
1837/* Global Fault Syndrome Register 0: GFSYNR0 */
1838#define GFSYNR0_NESTED_SHIFT 0
1839#define GFSYNR0_WNR_SHIFT 1
1840#define GFSYNR0_PNU_SHIFT 2
1841#define GFSYNR0_IND_SHIFT 3
1842#define GFSYNR0_NSSTATE_SHIFT 4
1843#define GFSYNR0_NSATTR_SHIFT 5
1844
1845/* Global Fault Syndrome Register 1: GFSYNR1 */
1846#define GFSYNR1_SID_SHIFT 0
1847
1848/* Global Physical Address Register: GPAR */
1849#define GPAR_F_SHIFT 0
1850#define GPAR_SS_SHIFT 1
1851#define GPAR_OUTER_SHIFT 2
1852#define GPAR_INNER_SHIFT 4
1853#define GPAR_SH_SHIFT 7
1854#define GPAR_NS_SHIFT 9
1855#define GPAR_NOS_SHIFT 10
1856#define GPAR_PA_SHIFT 12
1857#define GPAR_TF_SHIFT 1
1858#define GPAR_AFF_SHIFT 2
1859#define GPAR_PF_SHIFT 3
1860#define GPAR_EF_SHIFT 4
1861#define GPAR_TLCMCF_SHIFT 5
1862#define GPAR_TLBLKF_SHIFT 6
1863#define GFAR_UCBF_SHIFT 30
1864
1865/* Identification Register: IDR0 */
1866#define IDR0_NUMSMRG_SHIFT 0
1867#define IDR0_NUMSIDB_SHIFT 9
1868#define IDR0_BTM_SHIFT 13
1869#define IDR0_CTTW_SHIFT 14
1870#define IDR0_NUMIRPT_SHIFT 16
1871#define IDR0_PTFS_SHIFT 24
1872#define IDR0_SMS_SHIFT 27
1873#define IDR0_NTS_SHIFT 28
1874#define IDR0_S2TS_SHIFT 29
1875#define IDR0_S1TS_SHIFT 30
1876#define IDR0_SES_SHIFT 31
1877
1878/* Identification Register: IDR1 */
1879#define IDR1_NUMCB_SHIFT 0
1880#define IDR1_NUMSSDNDXB_SHIFT 8
1881#define IDR1_SSDTP_SHIFT 12
1882#define IDR1_SMCD_SHIFT 15
1883#define IDR1_NUMS2CB_SHIFT 16
1884#define IDR1_NUMPAGENDXB_SHIFT 28
1885#define IDR1_PAGESIZE_SHIFT 31
1886
1887/* Identification Register: IDR2 */
1888#define IDR2_IAS_SHIFT 0
1889#define IDR2_OAS_SHIFT 4
1890
1891/* Identification Register: IDR7 */
1892#define IDR7_MINOR_SHIFT 0
1893#define IDR7_MAJOR_SHIFT 4
1894
1895/* Stream to Context Register: S2CR */
1896#define S2CR_CBNDX_SHIFT 0
1897#define s2CR_SHCFG_SHIFT 8
1898#define S2CR_MTCFG_SHIFT 11
1899#define S2CR_MEMATTR_SHIFT 12
1900#define S2CR_TYPE_SHIFT 16
1901#define S2CR_NSCFG_SHIFT 18
1902#define S2CR_RACFG_SHIFT 20
1903#define S2CR_WACFG_SHIFT 22
1904#define S2CR_PRIVCFG_SHIFT 24
1905#define S2CR_INSTCFG_SHIFT 26
1906#define S2CR_TRANSIENTCFG_SHIFT 28
1907#define S2CR_VMID_SHIFT 0
1908#define S2CR_BSU_SHIFT 24
1909#define S2CR_FB_SHIFT 26
1910
1911/* Stream Match Register: SMR */
1912#define SMR_ID_SHIFT 0
1913#define SMR_MASK_SHIFT 16
1914#define SMR_VALID_SHIFT 31
1915
1916/* Global TLB Status: TLBGSTATUS */
1917#define TLBGSTATUS_GSACTIVE_SHIFT 0
1918
1919/* Invalidate Hyp TLB by VA: TLBIVAH */
1920#define TLBIVAH_ADDR_SHIFT 12
1921
1922/* Invalidate TLB by VMID: TLBIVMID */
1923#define TLBIVMID_VMID_SHIFT 0
1924
1925/* Context Bank Attribute Register: CBAR */
1926#define CBAR_VMID_SHIFT 0
1927#define CBAR_CBNDX_SHIFT 8
1928#define CBAR_BPSHCFG_SHIFT 8
1929#define CBAR_HYPC_SHIFT 10
1930#define CBAR_FB_SHIFT 11
1931#define CBAR_MEMATTR_SHIFT 12
1932#define CBAR_TYPE_SHIFT 16
1933#define CBAR_BSU_SHIFT 18
1934#define CBAR_RACFG_SHIFT 20
1935#define CBAR_WACFG_SHIFT 22
1936#define CBAR_IRPTNDX_SHIFT 24
1937
1938/* Context Bank Fault Restricted Syndrome Register A: CBFRSYNRA */
1939#define CBFRSYNRA_SID_SHIFT 0
1940
Olav Haugancd932192013-01-31 18:30:15 -0800[diff] [blame^]1941/* Implementation defined register space shift */
1942#define MICRO_MMU_CTRL_HALT_REQ_SHIFT 0x02
1943#define MICRO_MMU_CTRL_IDLE_SHIFT 0x03
1944
Sathish Ambleyd1b89ed2012-02-07 21:47:47 -0800[diff] [blame]1945/* Stage 1 Context Bank Format Shifts */
1946/* Auxiliary Control Register: CB_ACTLR */
1947#define CB_ACTLR_REQPRIORITY_SHIFT 0
1948#define CB_ACTLR_REQPRIORITYCFG_SHIFT 4
1949#define CB_ACTLR_PRIVCFG_SHIFT 8
1950#define CB_ACTLR_BPRCOSH_SHIFT 28
1951#define CB_ACTLR_BPRCISH_SHIFT 29
1952#define CB_ACTLR_BPRCNSH_SHIFT 30
1953
1954/* Address Translation, Stage 1, Privileged Read: CB_ATS1PR */
1955#define CB_ATS1PR_ADDR_SHIFT 12
1956
1957/* Address Translation, Stage 1, Privileged Write: CB_ATS1PW */
1958#define CB_ATS1PW_ADDR_SHIFT 12
1959
1960/* Address Translation, Stage 1, User Read: CB_ATS1UR */
1961#define CB_ATS1UR_ADDR_SHIFT 12
1962
1963/* Address Translation, Stage 1, User Write: CB_ATS1UW */
1964#define CB_ATS1UW_ADDR_SHIFT 12
1965
1966/* Address Translation Status Register: CB_ATSR */
1967#define CB_ATSR_ACTIVE_SHIFT 0
1968
1969/* Context ID Register: CB_CONTEXTIDR */
1970#define CB_CONTEXTIDR_ASID_SHIFT 0
1971#define CB_CONTEXTIDR_PROCID_SHIFT 8
1972
1973/* Fault Address Register: CB_FAR */
1974#define CB_FAR_FADDR_SHIFT 0
1975
1976/* Fault Status Register: CB_FSR */
1977#define CB_FSR_TF_SHIFT 1
1978#define CB_FSR_AFF_SHIFT 2
1979#define CB_FSR_PF_SHIFT 3
1980#define CB_FSR_EF_SHIFT 4
1981#define CB_FSR_TLBMCF_SHIFT 5
1982#define CB_FSR_TLBLKF_SHIFT 6
1983#define CB_FSR_SS_SHIFT 30
1984#define CB_FSR_MULTI_SHIFT 31
1985
1986/* Fault Syndrome Register 0: CB_FSYNR0 */
1987#define CB_FSYNR0_PLVL_SHIFT 0
1988#define CB_FSYNR0_S1PTWF_SHIFT 3
1989#define CB_FSYNR0_WNR_SHIFT 4
1990#define CB_FSYNR0_PNU_SHIFT 5
1991#define CB_FSYNR0_IND_SHIFT 6
1992#define CB_FSYNR0_NSSTATE_SHIFT 7
1993#define CB_FSYNR0_NSATTR_SHIFT 8
1994#define CB_FSYNR0_ATOF_SHIFT 9
1995#define CB_FSYNR0_PTWF_SHIFT 10
1996#define CB_FSYNR0_AFR_SHIFT 11
1997#define CB_FSYNR0_S1CBNDX_SHIFT 16
1998
1999/* Normal Memory Remap Register: CB_NMRR */
2000#define CB_NMRR_IR0_SHIFT 0
2001#define CB_NMRR_IR1_SHIFT 2
2002#define CB_NMRR_IR2_SHIFT 4
2003#define CB_NMRR_IR3_SHIFT 6
2004#define CB_NMRR_IR4_SHIFT 8
2005#define CB_NMRR_IR5_SHIFT 10
2006#define CB_NMRR_IR6_SHIFT 12
2007#define CB_NMRR_IR7_SHIFT 14
2008#define CB_NMRR_OR0_SHIFT 16
2009#define CB_NMRR_OR1_SHIFT 18
2010#define CB_NMRR_OR2_SHIFT 20
2011#define CB_NMRR_OR3_SHIFT 22
2012#define CB_NMRR_OR4_SHIFT 24
2013#define CB_NMRR_OR5_SHIFT 26
2014#define CB_NMRR_OR6_SHIFT 28
2015#define CB_NMRR_OR7_SHIFT 30
2016
2017/* Physical Address Register: CB_PAR */
2018#define CB_PAR_F_SHIFT 0
2019#define CB_PAR_SS_SHIFT 1
2020#define CB_PAR_OUTER_SHIFT 2
2021#define CB_PAR_INNER_SHIFT 4
2022#define CB_PAR_SH_SHIFT 7
2023#define CB_PAR_NS_SHIFT 9
2024#define CB_PAR_NOS_SHIFT 10
2025#define CB_PAR_PA_SHIFT 12
2026#define CB_PAR_TF_SHIFT 1
2027#define CB_PAR_AFF_SHIFT 2
2028#define CB_PAR_PF_SHIFT 3
2029#define CB_PAR_TLBMCF_SHIFT 5
2030#define CB_PAR_TLBLKF_SHIFT 6
2031#define CB_PAR_ATOT_SHIFT 31
2032#define CB_PAR_PLVL_SHIFT 0
2033#define CB_PAR_STAGE_SHIFT 3
2034
2035/* Primary Region Remap Register: CB_PRRR */
2036#define CB_PRRR_TR0_SHIFT 0
2037#define CB_PRRR_TR1_SHIFT 2
2038#define CB_PRRR_TR2_SHIFT 4
2039#define CB_PRRR_TR3_SHIFT 6
2040#define CB_PRRR_TR4_SHIFT 8
2041#define CB_PRRR_TR5_SHIFT 10
2042#define CB_PRRR_TR6_SHIFT 12
2043#define CB_PRRR_TR7_SHIFT 14
2044#define CB_PRRR_DS0_SHIFT 16
2045#define CB_PRRR_DS1_SHIFT 17
2046#define CB_PRRR_NS0_SHIFT 18
2047#define CB_PRRR_NS1_SHIFT 19
2048#define CB_PRRR_NOS0_SHIFT 24
2049#define CB_PRRR_NOS1_SHIFT 25
2050#define CB_PRRR_NOS2_SHIFT 26
2051#define CB_PRRR_NOS3_SHIFT 27
2052#define CB_PRRR_NOS4_SHIFT 28
2053#define CB_PRRR_NOS5_SHIFT 29
2054#define CB_PRRR_NOS6_SHIFT 30
2055#define CB_PRRR_NOS7_SHIFT 31
2056
2057/* Transaction Resume: CB_RESUME */
2058#define CB_RESUME_TNR_SHIFT 0
2059
2060/* System Control Register: CB_SCTLR */
2061#define CB_SCTLR_M_SHIFT 0
2062#define CB_SCTLR_TRE_SHIFT 1
2063#define CB_SCTLR_AFE_SHIFT 2
2064#define CB_SCTLR_AFFD_SHIFT 3
2065#define CB_SCTLR_E_SHIFT 4
2066#define CB_SCTLR_CFRE_SHIFT 5
2067#define CB_SCTLR_CFIE_SHIFT 6
2068#define CB_SCTLR_CFCFG_SHIFT 7
2069#define CB_SCTLR_HUPCF_SHIFT 8
2070#define CB_SCTLR_WXN_SHIFT 9
2071#define CB_SCTLR_UWXN_SHIFT 10
2072#define CB_SCTLR_ASIDPNE_SHIFT 12
2073#define CB_SCTLR_TRANSIENTCFG_SHIFT 14
2074#define CB_SCTLR_MEMATTR_SHIFT 16
2075#define CB_SCTLR_MTCFG_SHIFT 20
2076#define CB_SCTLR_SHCFG_SHIFT 22
2077#define CB_SCTLR_RACFG_SHIFT 24
2078#define CB_SCTLR_WACFG_SHIFT 26
2079#define CB_SCTLR_NSCFG_SHIFT 28
2080
2081/* Invalidate TLB by ASID: CB_TLBIASID */
2082#define CB_TLBIASID_ASID_SHIFT 0
2083
2084/* Invalidate TLB by VA: CB_TLBIVA */
2085#define CB_TLBIVA_ASID_SHIFT 0
2086#define CB_TLBIVA_VA_SHIFT 12
2087
2088/* Invalidate TLB by VA, All ASID: CB_TLBIVAA */
2089#define CB_TLBIVAA_VA_SHIFT 12
2090
2091/* Invalidate TLB by VA, All ASID, Last Level: CB_TLBIVAAL */
2092#define CB_TLBIVAAL_VA_SHIFT 12
2093
2094/* Invalidate TLB by VA, Last Level: CB_TLBIVAL */
2095#define CB_TLBIVAL_ASID_SHIFT 0
2096#define CB_TLBIVAL_VA_SHIFT 12
2097
2098/* TLB Status: CB_TLBSTATUS */
2099#define CB_TLBSTATUS_SACTIVE_SHIFT 0
2100
2101/* Translation Table Base Control Register: CB_TTBCR */
2102#define CB_TTBCR_T0SZ_SHIFT 0
2103#define CB_TTBCR_PD0_SHIFT 4
2104#define CB_TTBCR_PD1_SHIFT 5
2105#define CB_TTBCR_NSCFG0_SHIFT 14
2106#define CB_TTBCR_NSCFG1_SHIFT 30
2107#define CB_TTBCR_EAE_SHIFT 31
2108
2109/* Translation Table Base Register 0/1: CB_TTBR */
2110#define CB_TTBR0_IRGN1_SHIFT 0
2111#define CB_TTBR0_S_SHIFT 1
2112#define CB_TTBR0_RGN_SHIFT 3
2113#define CB_TTBR0_NOS_SHIFT 5
2114#define CB_TTBR0_IRGN0_SHIFT 6
2115#define CB_TTBR0_ADDR_SHIFT 14
2116
2117#define CB_TTBR1_IRGN1_SHIFT 0
2118#define CB_TTBR1_S_SHIFT 1
2119#define CB_TTBR1_RGN_SHIFT 3
2120#define CB_TTBR1_NOS_SHIFT 5
2121#define CB_TTBR1_IRGN0_SHIFT 6
2122#define CB_TTBR1_ADDR_SHIFT 14
2123
2124#endif