| Krzysztof Helt | f545714 | 2007-09-04 13:24:14 +0200 | [diff] [blame] | 1 | #ifndef __SOUND_CS4231_REGS_H |
| 2 | #define __SOUND_CS4231_REGS_H |
| 3 | |
| 4 | /* |
| Jaroslav Kysela | c1017a4 | 2007-10-15 09:50:19 +0200 | [diff] [blame] | 5 | * Copyright (c) by Jaroslav Kysela <perex@perex.cz> |
| Krzysztof Helt | f545714 | 2007-09-04 13:24:14 +0200 | [diff] [blame] | 6 | * Definitions for CS4231 & InterWave chips & compatible chips registers |
| 7 | * |
| 8 | * |
| 9 | * This program is free software; you can redistribute it and/or modify |
| 10 | * it under the terms of the GNU General Public License as published by |
| 11 | * the Free Software Foundation; either version 2 of the License, or |
| 12 | * (at your option) any later version. |
| 13 | * |
| 14 | * This program is distributed in the hope that it will be useful, |
| 15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 17 | * GNU General Public License for more details. |
| 18 | * |
| 19 | * You should have received a copy of the GNU General Public License |
| 20 | * along with this program; if not, write to the Free Software |
| 21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA |
| 22 | * |
| 23 | */ |
| 24 | |
| 25 | /* IO ports */ |
| 26 | |
| 27 | #define CS4231P(x) (c_d_c_CS4231##x) |
| 28 | |
| 29 | #define c_d_c_CS4231REGSEL 0 |
| 30 | #define c_d_c_CS4231REG 1 |
| 31 | #define c_d_c_CS4231STATUS 2 |
| 32 | #define c_d_c_CS4231PIO 3 |
| 33 | |
| 34 | /* codec registers */ |
| 35 | |
| 36 | #define CS4231_LEFT_INPUT 0x00 /* left input control */ |
| 37 | #define CS4231_RIGHT_INPUT 0x01 /* right input control */ |
| 38 | #define CS4231_AUX1_LEFT_INPUT 0x02 /* left AUX1 input control */ |
| 39 | #define CS4231_AUX1_RIGHT_INPUT 0x03 /* right AUX1 input control */ |
| 40 | #define CS4231_AUX2_LEFT_INPUT 0x04 /* left AUX2 input control */ |
| 41 | #define CS4231_AUX2_RIGHT_INPUT 0x05 /* right AUX2 input control */ |
| 42 | #define CS4231_LEFT_OUTPUT 0x06 /* left output control register */ |
| 43 | #define CS4231_RIGHT_OUTPUT 0x07 /* right output control register */ |
| 44 | #define CS4231_PLAYBK_FORMAT 0x08 /* clock and data format - playback - bits 7-0 MCE */ |
| 45 | #define CS4231_IFACE_CTRL 0x09 /* interface control - bits 7-2 MCE */ |
| 46 | #define CS4231_PIN_CTRL 0x0a /* pin control */ |
| 47 | #define CS4231_TEST_INIT 0x0b /* test and initialization */ |
| 48 | #define CS4231_MISC_INFO 0x0c /* miscellaneaous information */ |
| 49 | #define CS4231_LOOPBACK 0x0d /* loopback control */ |
| 50 | #define CS4231_PLY_UPR_CNT 0x0e /* playback upper base count */ |
| 51 | #define CS4231_PLY_LWR_CNT 0x0f /* playback lower base count */ |
| 52 | #define CS4231_ALT_FEATURE_1 0x10 /* alternate #1 feature enable */ |
| 53 | #define AD1845_AF1_MIC_LEFT 0x10 /* alternate #1 feature + MIC left */ |
| 54 | #define CS4231_ALT_FEATURE_2 0x11 /* alternate #2 feature enable */ |
| 55 | #define AD1845_AF2_MIC_RIGHT 0x11 /* alternate #2 feature + MIC right */ |
| 56 | #define CS4231_LEFT_LINE_IN 0x12 /* left line input control */ |
| 57 | #define CS4231_RIGHT_LINE_IN 0x13 /* right line input control */ |
| 58 | #define CS4231_TIMER_LOW 0x14 /* timer low byte */ |
| 59 | #define CS4231_TIMER_HIGH 0x15 /* timer high byte */ |
| 60 | #define CS4231_LEFT_MIC_INPUT 0x16 /* left MIC input control register (InterWave only) */ |
| 61 | #define AD1845_UPR_FREQ_SEL 0x16 /* upper byte of frequency select */ |
| 62 | #define CS4231_RIGHT_MIC_INPUT 0x17 /* right MIC input control register (InterWave only) */ |
| 63 | #define AD1845_LWR_FREQ_SEL 0x17 /* lower byte of frequency select */ |
| 64 | #define CS4236_EXT_REG 0x17 /* extended register access */ |
| 65 | #define CS4231_IRQ_STATUS 0x18 /* irq status register */ |
| 66 | #define CS4231_LINE_LEFT_OUTPUT 0x19 /* left line output control register (InterWave only) */ |
| 67 | #define CS4231_VERSION 0x19 /* CS4231(A) - version values */ |
| 68 | #define CS4231_MONO_CTRL 0x1a /* mono input/output control */ |
| 69 | #define CS4231_LINE_RIGHT_OUTPUT 0x1b /* right line output control register (InterWave only) */ |
| 70 | #define AD1845_PWR_DOWN 0x1b /* power down control */ |
| 71 | #define CS4235_LEFT_MASTER 0x1b /* left master output control */ |
| 72 | #define CS4231_REC_FORMAT 0x1c /* clock and data format - record - bits 7-0 MCE */ |
| 73 | #define CS4231_PLY_VAR_FREQ 0x1d /* playback variable frequency */ |
| 74 | #define AD1845_CLOCK 0x1d /* crystal clock select and total power down */ |
| 75 | #define CS4235_RIGHT_MASTER 0x1d /* right master output control */ |
| 76 | #define CS4231_REC_UPR_CNT 0x1e /* record upper count */ |
| 77 | #define CS4231_REC_LWR_CNT 0x1f /* record lower count */ |
| 78 | |
| 79 | /* definitions for codec register select port - CODECP( REGSEL ) */ |
| 80 | |
| 81 | #define CS4231_INIT 0x80 /* CODEC is initializing */ |
| 82 | #define CS4231_MCE 0x40 /* mode change enable */ |
| 83 | #define CS4231_TRD 0x20 /* transfer request disable */ |
| 84 | |
| 85 | /* definitions for codec status register - CODECP( STATUS ) */ |
| 86 | |
| 87 | #define CS4231_GLOBALIRQ 0x01 /* IRQ is active */ |
| 88 | |
| 89 | /* definitions for codec irq status */ |
| 90 | |
| 91 | #define CS4231_PLAYBACK_IRQ 0x10 |
| 92 | #define CS4231_RECORD_IRQ 0x20 |
| 93 | #define CS4231_TIMER_IRQ 0x40 |
| 94 | #define CS4231_ALL_IRQS 0x70 |
| 95 | #define CS4231_REC_UNDERRUN 0x08 |
| 96 | #define CS4231_REC_OVERRUN 0x04 |
| 97 | #define CS4231_PLY_OVERRUN 0x02 |
| 98 | #define CS4231_PLY_UNDERRUN 0x01 |
| 99 | |
| 100 | /* definitions for CS4231_LEFT_INPUT and CS4231_RIGHT_INPUT registers */ |
| 101 | |
| 102 | #define CS4231_ENABLE_MIC_GAIN 0x20 |
| 103 | |
| 104 | #define CS4231_MIXS_LINE 0x00 |
| 105 | #define CS4231_MIXS_AUX1 0x40 |
| 106 | #define CS4231_MIXS_MIC 0x80 |
| 107 | #define CS4231_MIXS_ALL 0xc0 |
| 108 | |
| 109 | /* definitions for clock and data format register - CS4231_PLAYBK_FORMAT */ |
| 110 | |
| 111 | #define CS4231_LINEAR_8 0x00 /* 8-bit unsigned data */ |
| 112 | #define CS4231_ALAW_8 0x60 /* 8-bit A-law companded */ |
| 113 | #define CS4231_ULAW_8 0x20 /* 8-bit U-law companded */ |
| 114 | #define CS4231_LINEAR_16 0x40 /* 16-bit twos complement data - little endian */ |
| 115 | #define CS4231_LINEAR_16_BIG 0xc0 /* 16-bit twos complement data - big endian */ |
| 116 | #define CS4231_ADPCM_16 0xa0 /* 16-bit ADPCM */ |
| 117 | #define CS4231_STEREO 0x10 /* stereo mode */ |
| 118 | /* bits 3-1 define frequency divisor */ |
| 119 | #define CS4231_XTAL1 0x00 /* 24.576 crystal */ |
| 120 | #define CS4231_XTAL2 0x01 /* 16.9344 crystal */ |
| 121 | |
| 122 | /* definitions for interface control register - CS4231_IFACE_CTRL */ |
| 123 | |
| 124 | #define CS4231_RECORD_PIO 0x80 /* record PIO enable */ |
| 125 | #define CS4231_PLAYBACK_PIO 0x40 /* playback PIO enable */ |
| 126 | #define CS4231_CALIB_MODE 0x18 /* calibration mode bits */ |
| 127 | #define CS4231_AUTOCALIB 0x08 /* auto calibrate */ |
| 128 | #define CS4231_SINGLE_DMA 0x04 /* use single DMA channel */ |
| 129 | #define CS4231_RECORD_ENABLE 0x02 /* record enable */ |
| 130 | #define CS4231_PLAYBACK_ENABLE 0x01 /* playback enable */ |
| 131 | |
| 132 | /* definitions for pin control register - CS4231_PIN_CTRL */ |
| 133 | |
| 134 | #define CS4231_IRQ_ENABLE 0x02 /* enable IRQ */ |
| 135 | #define CS4231_XCTL1 0x40 /* external control #1 */ |
| 136 | #define CS4231_XCTL0 0x80 /* external control #0 */ |
| 137 | |
| 138 | /* definitions for test and init register - CS4231_TEST_INIT */ |
| 139 | |
| 140 | #define CS4231_CALIB_IN_PROGRESS 0x20 /* auto calibrate in progress */ |
| 141 | #define CS4231_DMA_REQUEST 0x10 /* DMA request in progress */ |
| 142 | |
| 143 | /* definitions for misc control register - CS4231_MISC_INFO */ |
| 144 | |
| 145 | #define CS4231_MODE2 0x40 /* MODE 2 */ |
| 146 | #define CS4231_IW_MODE3 0x6c /* MODE 3 - InterWave enhanced mode */ |
| 147 | #define CS4231_4236_MODE3 0xe0 /* MODE 3 - CS4236+ enhanced mode */ |
| 148 | |
| 149 | /* definitions for alternate feature 1 register - CS4231_ALT_FEATURE_1 */ |
| 150 | |
| 151 | #define CS4231_DACZ 0x01 /* zero DAC when underrun */ |
| 152 | #define CS4231_TIMER_ENABLE 0x40 /* codec timer enable */ |
| 153 | #define CS4231_OLB 0x80 /* output level bit */ |
| 154 | |
| 155 | /* definitions for Extended Registers - CS4236+ */ |
| 156 | |
| 157 | #define CS4236_REG(i23val) (((i23val << 2) & 0x10) | ((i23val >> 4) & 0x0f)) |
| 158 | #define CS4236_I23VAL(reg) ((((reg)&0xf) << 4) | (((reg)&0x10) >> 2) | 0x8) |
| 159 | |
| 160 | #define CS4236_LEFT_LINE 0x08 /* left LINE alternate volume */ |
| 161 | #define CS4236_RIGHT_LINE 0x18 /* right LINE alternate volume */ |
| 162 | #define CS4236_LEFT_MIC 0x28 /* left MIC volume */ |
| 163 | #define CS4236_RIGHT_MIC 0x38 /* right MIC volume */ |
| 164 | #define CS4236_LEFT_MIX_CTRL 0x48 /* synthesis and left input mixer control */ |
| 165 | #define CS4236_RIGHT_MIX_CTRL 0x58 /* right input mixer control */ |
| 166 | #define CS4236_LEFT_FM 0x68 /* left FM volume */ |
| 167 | #define CS4236_RIGHT_FM 0x78 /* right FM volume */ |
| 168 | #define CS4236_LEFT_DSP 0x88 /* left DSP serial port volume */ |
| 169 | #define CS4236_RIGHT_DSP 0x98 /* right DSP serial port volume */ |
| 170 | #define CS4236_RIGHT_LOOPBACK 0xa8 /* right loopback monitor volume */ |
| 171 | #define CS4236_DAC_MUTE 0xb8 /* DAC mute and IFSE enable */ |
| 172 | #define CS4236_ADC_RATE 0xc8 /* indenpendent ADC sample frequency */ |
| 173 | #define CS4236_DAC_RATE 0xd8 /* indenpendent DAC sample frequency */ |
| 174 | #define CS4236_LEFT_MASTER 0xe8 /* left master digital audio volume */ |
| 175 | #define CS4236_RIGHT_MASTER 0xf8 /* right master digital audio volume */ |
| 176 | #define CS4236_LEFT_WAVE 0x0c /* left wavetable serial port volume */ |
| 177 | #define CS4236_RIGHT_WAVE 0x1c /* right wavetable serial port volume */ |
| 178 | #define CS4236_VERSION 0x9c /* chip version and ID */ |
| 179 | |
| 180 | #endif /* __SOUND_CS4231_REGS_H */ |