blob: 8686429cbdf07b57af8564849ad64b7a8624ff16 [file] [log] [blame]
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001/*
2 * linux/drivers/video/arkfb.c -- Frame buffer device driver for ARK 2000PV
3 * with ICS 5342 dac (it is easy to add support for different dacs).
4 *
5 * Copyright (c) 2007 Ondrej Zajicek <santiago@crfreenet.org>
6 *
7 * This file is subject to the terms and conditions of the GNU General Public
8 * License. See the file COPYING in the main directory of this archive for
9 * more details.
10 *
11 * Code is based on s3fb
12 */
13
Ondrej Zajicek681e1472007-05-09 02:35:31 -070014#include <linux/module.h>
15#include <linux/kernel.h>
16#include <linux/errno.h>
17#include <linux/string.h>
18#include <linux/mm.h>
19#include <linux/tty.h>
20#include <linux/slab.h>
21#include <linux/delay.h>
22#include <linux/fb.h>
23#include <linux/svga.h>
24#include <linux/init.h>
25#include <linux/pci.h>
Torben Hohnac751ef2011-01-25 15:07:35 -080026#include <linux/console.h> /* Why should fb driver call console functions? because console_lock() */
Ondrej Zajicek681e1472007-05-09 02:35:31 -070027#include <video/vga.h>
28
29#ifdef CONFIG_MTRR
30#include <asm/mtrr.h>
31#endif
32
33struct arkfb_info {
34 int mclk_freq;
35 int mtrr_reg;
36
37 struct dac_info *dac;
38 struct vgastate state;
39 struct mutex open_lock;
40 unsigned int ref_count;
41 u32 pseudo_palette[16];
42};
43
44
45/* ------------------------------------------------------------------------- */
46
47
48static const struct svga_fb_format arkfb_formats[] = {
49 { 0, {0, 6, 0}, {0, 6, 0}, {0, 6, 0}, {0, 0, 0}, 0,
50 FB_TYPE_TEXT, FB_AUX_TEXT_SVGA_STEP4, FB_VISUAL_PSEUDOCOLOR, 8, 8},
51 { 4, {0, 6, 0}, {0, 6, 0}, {0, 6, 0}, {0, 0, 0}, 0,
52 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_PSEUDOCOLOR, 8, 16},
53 { 4, {0, 6, 0}, {0, 6, 0}, {0, 6, 0}, {0, 0, 0}, 1,
54 FB_TYPE_INTERLEAVED_PLANES, 1, FB_VISUAL_PSEUDOCOLOR, 8, 16},
55 { 8, {0, 6, 0}, {0, 6, 0}, {0, 6, 0}, {0, 0, 0}, 0,
56 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_PSEUDOCOLOR, 8, 8},
57 {16, {10, 5, 0}, {5, 5, 0}, {0, 5, 0}, {0, 0, 0}, 0,
58 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_TRUECOLOR, 4, 4},
59 {16, {11, 5, 0}, {5, 6, 0}, {0, 5, 0}, {0, 0, 0}, 0,
60 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_TRUECOLOR, 4, 4},
61 {24, {16, 8, 0}, {8, 8, 0}, {0, 8, 0}, {0, 0, 0}, 0,
62 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_TRUECOLOR, 8, 8},
63 {32, {16, 8, 0}, {8, 8, 0}, {0, 8, 0}, {0, 0, 0}, 0,
64 FB_TYPE_PACKED_PIXELS, 0, FB_VISUAL_TRUECOLOR, 2, 2},
65 SVGA_FORMAT_END
66};
67
68
69/* CRT timing register sets */
70
71static const struct vga_regset ark_h_total_regs[] = {{0x00, 0, 7}, {0x41, 7, 7}, VGA_REGSET_END};
72static const struct vga_regset ark_h_display_regs[] = {{0x01, 0, 7}, {0x41, 6, 6}, VGA_REGSET_END};
73static const struct vga_regset ark_h_blank_start_regs[] = {{0x02, 0, 7}, {0x41, 5, 5}, VGA_REGSET_END};
74static const struct vga_regset ark_h_blank_end_regs[] = {{0x03, 0, 4}, {0x05, 7, 7 }, VGA_REGSET_END};
75static const struct vga_regset ark_h_sync_start_regs[] = {{0x04, 0, 7}, {0x41, 4, 4}, VGA_REGSET_END};
76static const struct vga_regset ark_h_sync_end_regs[] = {{0x05, 0, 4}, VGA_REGSET_END};
77
78static const struct vga_regset ark_v_total_regs[] = {{0x06, 0, 7}, {0x07, 0, 0}, {0x07, 5, 5}, {0x40, 7, 7}, VGA_REGSET_END};
79static const struct vga_regset ark_v_display_regs[] = {{0x12, 0, 7}, {0x07, 1, 1}, {0x07, 6, 6}, {0x40, 6, 6}, VGA_REGSET_END};
80static const struct vga_regset ark_v_blank_start_regs[] = {{0x15, 0, 7}, {0x07, 3, 3}, {0x09, 5, 5}, {0x40, 5, 5}, VGA_REGSET_END};
81// const struct vga_regset ark_v_blank_end_regs[] = {{0x16, 0, 6}, VGA_REGSET_END};
82static const struct vga_regset ark_v_blank_end_regs[] = {{0x16, 0, 7}, VGA_REGSET_END};
83static const struct vga_regset ark_v_sync_start_regs[] = {{0x10, 0, 7}, {0x07, 2, 2}, {0x07, 7, 7}, {0x40, 4, 4}, VGA_REGSET_END};
84static const struct vga_regset ark_v_sync_end_regs[] = {{0x11, 0, 3}, VGA_REGSET_END};
85
86static const struct vga_regset ark_line_compare_regs[] = {{0x18, 0, 7}, {0x07, 4, 4}, {0x09, 6, 6}, VGA_REGSET_END};
87static const struct vga_regset ark_start_address_regs[] = {{0x0d, 0, 7}, {0x0c, 0, 7}, {0x40, 0, 2}, VGA_REGSET_END};
88static const struct vga_regset ark_offset_regs[] = {{0x13, 0, 7}, {0x41, 3, 3}, VGA_REGSET_END};
89
90static const struct svga_timing_regs ark_timing_regs = {
91 ark_h_total_regs, ark_h_display_regs, ark_h_blank_start_regs,
92 ark_h_blank_end_regs, ark_h_sync_start_regs, ark_h_sync_end_regs,
93 ark_v_total_regs, ark_v_display_regs, ark_v_blank_start_regs,
94 ark_v_blank_end_regs, ark_v_sync_start_regs, ark_v_sync_end_regs,
95};
96
97
98/* ------------------------------------------------------------------------- */
99
100
101/* Module parameters */
102
Krzysztof Helt1abf9172008-04-28 02:15:08 -0700103static char *mode_option __devinitdata = "640x480-8@60";
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700104
105#ifdef CONFIG_MTRR
106static int mtrr = 1;
107#endif
108
109MODULE_AUTHOR("(c) 2007 Ondrej Zajicek <santiago@crfreenet.org>");
110MODULE_LICENSE("GPL");
111MODULE_DESCRIPTION("fbdev driver for ARK 2000PV");
112
Krzysztof Helt1abf9172008-04-28 02:15:08 -0700113module_param(mode_option, charp, 0444);
114MODULE_PARM_DESC(mode_option, "Default video mode ('640x480-8@60', etc)");
115module_param_named(mode, mode_option, charp, 0444);
116MODULE_PARM_DESC(mode, "Default video mode ('640x480-8@60', etc) (deprecated)");
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700117
118#ifdef CONFIG_MTRR
119module_param(mtrr, int, 0444);
120MODULE_PARM_DESC(mtrr, "Enable write-combining with MTRR (1=enable, 0=disable, default=1)");
121#endif
122
123static int threshold = 4;
124
125module_param(threshold, int, 0644);
126MODULE_PARM_DESC(threshold, "FIFO threshold");
127
128
129/* ------------------------------------------------------------------------- */
130
131
132static void arkfb_settile(struct fb_info *info, struct fb_tilemap *map)
133{
134 const u8 *font = map->data;
135 u8 __iomem *fb = (u8 __iomem *)info->screen_base;
136 int i, c;
137
138 if ((map->width != 8) || (map->height != 16) ||
139 (map->depth != 1) || (map->length != 256)) {
140 printk(KERN_ERR "fb%d: unsupported font parameters: width %d, "
141 "height %d, depth %d, length %d\n", info->node,
142 map->width, map->height, map->depth, map->length);
143 return;
144 }
145
146 fb += 2;
147 for (c = 0; c < map->length; c++) {
148 for (i = 0; i < map->height; i++) {
149 fb_writeb(font[i], &fb[i * 4]);
150 fb_writeb(font[i], &fb[i * 4 + (128 * 8)]);
151 }
152 fb += 128;
153
154 if ((c % 8) == 7)
155 fb += 128*8;
156
157 font += map->height;
158 }
159}
160
David Miller55db0922011-01-11 23:52:11 +0000161static void arkfb_tilecursor(struct fb_info *info, struct fb_tilecursor *cursor)
162{
163 struct arkfb_info *par = info->par;
164
165 svga_tilecursor(par->state.vgabase, info, cursor);
166}
167
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700168static struct fb_tile_ops arkfb_tile_ops = {
169 .fb_settile = arkfb_settile,
170 .fb_tilecopy = svga_tilecopy,
171 .fb_tilefill = svga_tilefill,
172 .fb_tileblit = svga_tileblit,
David Miller55db0922011-01-11 23:52:11 +0000173 .fb_tilecursor = arkfb_tilecursor,
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700174 .fb_get_tilemax = svga_get_tilemax,
175};
176
177
178/* ------------------------------------------------------------------------- */
179
180
181/* image data is MSB-first, fb structure is MSB-first too */
182static inline u32 expand_color(u32 c)
183{
184 return ((c & 1) | ((c & 2) << 7) | ((c & 4) << 14) | ((c & 8) << 21)) * 0xFF;
185}
186
187/* arkfb_iplan_imageblit silently assumes that almost everything is 8-pixel aligned */
188static void arkfb_iplan_imageblit(struct fb_info *info, const struct fb_image *image)
189{
190 u32 fg = expand_color(image->fg_color);
191 u32 bg = expand_color(image->bg_color);
192 const u8 *src1, *src;
193 u8 __iomem *dst1;
194 u32 __iomem *dst;
195 u32 val;
196 int x, y;
197
198 src1 = image->data;
199 dst1 = info->screen_base + (image->dy * info->fix.line_length)
200 + ((image->dx / 8) * 4);
201
202 for (y = 0; y < image->height; y++) {
203 src = src1;
204 dst = (u32 __iomem *) dst1;
205 for (x = 0; x < image->width; x += 8) {
206 val = *(src++) * 0x01010101;
207 val = (val & fg) | (~val & bg);
208 fb_writel(val, dst++);
209 }
210 src1 += image->width / 8;
211 dst1 += info->fix.line_length;
212 }
213
214}
215
216/* arkfb_iplan_fillrect silently assumes that almost everything is 8-pixel aligned */
217static void arkfb_iplan_fillrect(struct fb_info *info, const struct fb_fillrect *rect)
218{
219 u32 fg = expand_color(rect->color);
220 u8 __iomem *dst1;
221 u32 __iomem *dst;
222 int x, y;
223
224 dst1 = info->screen_base + (rect->dy * info->fix.line_length)
225 + ((rect->dx / 8) * 4);
226
227 for (y = 0; y < rect->height; y++) {
228 dst = (u32 __iomem *) dst1;
229 for (x = 0; x < rect->width; x += 8) {
230 fb_writel(fg, dst++);
231 }
232 dst1 += info->fix.line_length;
233 }
234
235}
236
237
238/* image data is MSB-first, fb structure is high-nibble-in-low-byte-first */
239static inline u32 expand_pixel(u32 c)
240{
241 return (((c & 1) << 24) | ((c & 2) << 27) | ((c & 4) << 14) | ((c & 8) << 17) |
242 ((c & 16) << 4) | ((c & 32) << 7) | ((c & 64) >> 6) | ((c & 128) >> 3)) * 0xF;
243}
244
245/* arkfb_cfb4_imageblit silently assumes that almost everything is 8-pixel aligned */
246static void arkfb_cfb4_imageblit(struct fb_info *info, const struct fb_image *image)
247{
248 u32 fg = image->fg_color * 0x11111111;
249 u32 bg = image->bg_color * 0x11111111;
250 const u8 *src1, *src;
251 u8 __iomem *dst1;
252 u32 __iomem *dst;
253 u32 val;
254 int x, y;
255
256 src1 = image->data;
257 dst1 = info->screen_base + (image->dy * info->fix.line_length)
258 + ((image->dx / 8) * 4);
259
260 for (y = 0; y < image->height; y++) {
261 src = src1;
262 dst = (u32 __iomem *) dst1;
263 for (x = 0; x < image->width; x += 8) {
264 val = expand_pixel(*(src++));
265 val = (val & fg) | (~val & bg);
266 fb_writel(val, dst++);
267 }
268 src1 += image->width / 8;
269 dst1 += info->fix.line_length;
270 }
271
272}
273
274static void arkfb_imageblit(struct fb_info *info, const struct fb_image *image)
275{
276 if ((info->var.bits_per_pixel == 4) && (image->depth == 1)
277 && ((image->width % 8) == 0) && ((image->dx % 8) == 0)) {
278 if (info->fix.type == FB_TYPE_INTERLEAVED_PLANES)
279 arkfb_iplan_imageblit(info, image);
280 else
281 arkfb_cfb4_imageblit(info, image);
282 } else
283 cfb_imageblit(info, image);
284}
285
286static void arkfb_fillrect(struct fb_info *info, const struct fb_fillrect *rect)
287{
288 if ((info->var.bits_per_pixel == 4)
289 && ((rect->width % 8) == 0) && ((rect->dx % 8) == 0)
290 && (info->fix.type == FB_TYPE_INTERLEAVED_PLANES))
291 arkfb_iplan_fillrect(info, rect);
292 else
293 cfb_fillrect(info, rect);
294}
295
296
297/* ------------------------------------------------------------------------- */
298
299
300enum
301{
302 DAC_PSEUDO8_8,
303 DAC_RGB1555_8,
304 DAC_RGB0565_8,
305 DAC_RGB0888_8,
306 DAC_RGB8888_8,
307 DAC_PSEUDO8_16,
308 DAC_RGB1555_16,
309 DAC_RGB0565_16,
310 DAC_RGB0888_16,
311 DAC_RGB8888_16,
312 DAC_MAX
313};
314
315struct dac_ops {
316 int (*dac_get_mode)(struct dac_info *info);
317 int (*dac_set_mode)(struct dac_info *info, int mode);
318 int (*dac_get_freq)(struct dac_info *info, int channel);
319 int (*dac_set_freq)(struct dac_info *info, int channel, u32 freq);
320 void (*dac_release)(struct dac_info *info);
321};
322
323typedef void (*dac_read_regs_t)(void *data, u8 *code, int count);
324typedef void (*dac_write_regs_t)(void *data, u8 *code, int count);
325
326struct dac_info
327{
328 struct dac_ops *dacops;
329 dac_read_regs_t dac_read_regs;
330 dac_write_regs_t dac_write_regs;
331 void *data;
332};
333
334
335static inline u8 dac_read_reg(struct dac_info *info, u8 reg)
336{
337 u8 code[2] = {reg, 0};
338 info->dac_read_regs(info->data, code, 1);
339 return code[1];
340}
341
342static inline void dac_read_regs(struct dac_info *info, u8 *code, int count)
343{
344 info->dac_read_regs(info->data, code, count);
345}
346
347static inline void dac_write_reg(struct dac_info *info, u8 reg, u8 val)
348{
349 u8 code[2] = {reg, val};
350 info->dac_write_regs(info->data, code, 1);
351}
352
353static inline void dac_write_regs(struct dac_info *info, u8 *code, int count)
354{
355 info->dac_write_regs(info->data, code, count);
356}
357
358static inline int dac_set_mode(struct dac_info *info, int mode)
359{
360 return info->dacops->dac_set_mode(info, mode);
361}
362
363static inline int dac_set_freq(struct dac_info *info, int channel, u32 freq)
364{
365 return info->dacops->dac_set_freq(info, channel, freq);
366}
367
368static inline void dac_release(struct dac_info *info)
369{
370 info->dacops->dac_release(info);
371}
372
373
374/* ------------------------------------------------------------------------- */
375
376
377/* ICS5342 DAC */
378
379struct ics5342_info
380{
381 struct dac_info dac;
382 u8 mode;
383};
384
385#define DAC_PAR(info) ((struct ics5342_info *) info)
386
387/* LSB is set to distinguish unused slots */
388static const u8 ics5342_mode_table[DAC_MAX] = {
389 [DAC_PSEUDO8_8] = 0x01, [DAC_RGB1555_8] = 0x21, [DAC_RGB0565_8] = 0x61,
390 [DAC_RGB0888_8] = 0x41, [DAC_PSEUDO8_16] = 0x11, [DAC_RGB1555_16] = 0x31,
391 [DAC_RGB0565_16] = 0x51, [DAC_RGB0888_16] = 0x91, [DAC_RGB8888_16] = 0x71
392};
393
394static int ics5342_set_mode(struct dac_info *info, int mode)
395{
396 u8 code;
397
398 if (mode >= DAC_MAX)
399 return -EINVAL;
400
401 code = ics5342_mode_table[mode];
402
403 if (! code)
404 return -EINVAL;
405
406 dac_write_reg(info, 6, code & 0xF0);
407 DAC_PAR(info)->mode = mode;
408
409 return 0;
410}
411
412static const struct svga_pll ics5342_pll = {3, 129, 3, 33, 0, 3,
413 60000, 250000, 14318};
414
415/* pd4 - allow only posdivider 4 (r=2) */
416static const struct svga_pll ics5342_pll_pd4 = {3, 129, 3, 33, 2, 2,
417 60000, 335000, 14318};
418
419/* 270 MHz should be upper bound for VCO clock according to specs,
420 but that is too restrictive in pd4 case */
421
422static int ics5342_set_freq(struct dac_info *info, int channel, u32 freq)
423{
424 u16 m, n, r;
425
426 /* only postdivider 4 (r=2) is valid in mode DAC_PSEUDO8_16 */
427 int rv = svga_compute_pll((DAC_PAR(info)->mode == DAC_PSEUDO8_16)
428 ? &ics5342_pll_pd4 : &ics5342_pll,
429 freq, &m, &n, &r, 0);
430
431 if (rv < 0) {
432 return -EINVAL;
433 } else {
434 u8 code[6] = {4, 3, 5, m-2, 5, (n-2) | (r << 5)};
435 dac_write_regs(info, code, 3);
436 return 0;
437 }
438}
439
440static void ics5342_release(struct dac_info *info)
441{
442 ics5342_set_mode(info, DAC_PSEUDO8_8);
443 kfree(info);
444}
445
446static struct dac_ops ics5342_ops = {
447 .dac_set_mode = ics5342_set_mode,
448 .dac_set_freq = ics5342_set_freq,
449 .dac_release = ics5342_release
450};
451
452
453static struct dac_info * ics5342_init(dac_read_regs_t drr, dac_write_regs_t dwr, void *data)
454{
455 struct dac_info *info = kzalloc(sizeof(struct ics5342_info), GFP_KERNEL);
456
457 if (! info)
458 return NULL;
459
460 info->dacops = &ics5342_ops;
461 info->dac_read_regs = drr;
462 info->dac_write_regs = dwr;
463 info->data = data;
464 DAC_PAR(info)->mode = DAC_PSEUDO8_8; /* estimation */
465 return info;
466}
467
468
469/* ------------------------------------------------------------------------- */
470
471
472static unsigned short dac_regs[4] = {0x3c8, 0x3c9, 0x3c6, 0x3c7};
473
474static void ark_dac_read_regs(void *data, u8 *code, int count)
475{
David Millerc5e04632011-01-11 23:52:40 +0000476 struct fb_info *info = data;
477 struct arkfb_info *par;
478 u8 regval;
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700479
David Millerc5e04632011-01-11 23:52:40 +0000480 par = info->par;
481 regval = vga_rseq(par->state.vgabase, 0x1C);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700482 while (count != 0)
483 {
David Millerc5e04632011-01-11 23:52:40 +0000484 vga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0));
485 code[1] = vga_r(par->state.vgabase, dac_regs[code[0] & 3]);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700486 count--;
487 code += 2;
488 }
489
David Millerc5e04632011-01-11 23:52:40 +0000490 vga_wseq(par->state.vgabase, 0x1C, regval);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700491}
492
493static void ark_dac_write_regs(void *data, u8 *code, int count)
494{
David Millerc5e04632011-01-11 23:52:40 +0000495 struct fb_info *info = data;
496 struct arkfb_info *par;
497 u8 regval;
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700498
David Millerc5e04632011-01-11 23:52:40 +0000499 par = info->par;
500 regval = vga_rseq(par->state.vgabase, 0x1C);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700501 while (count != 0)
502 {
David Millerc5e04632011-01-11 23:52:40 +0000503 vga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0));
504 vga_w(par->state.vgabase, dac_regs[code[0] & 3], code[1]);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700505 count--;
506 code += 2;
507 }
508
David Millerc5e04632011-01-11 23:52:40 +0000509 vga_wseq(par->state.vgabase, 0x1C, regval);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700510}
511
512
513static void ark_set_pixclock(struct fb_info *info, u32 pixclock)
514{
515 struct arkfb_info *par = info->par;
516 u8 regval;
517
518 int rv = dac_set_freq(par->dac, 0, 1000000000 / pixclock);
519 if (rv < 0) {
520 printk(KERN_ERR "fb%d: cannot set requested pixclock, keeping old value\n", info->node);
521 return;
522 }
523
524 /* Set VGA misc register */
David Millerc5e04632011-01-11 23:52:40 +0000525 regval = vga_r(par->state.vgabase, VGA_MIS_R);
526 vga_w(par->state.vgabase, VGA_MIS_W, regval | VGA_MIS_ENB_PLL_LOAD);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700527}
528
529
530/* Open framebuffer */
531
532static int arkfb_open(struct fb_info *info, int user)
533{
534 struct arkfb_info *par = info->par;
535
536 mutex_lock(&(par->open_lock));
537 if (par->ref_count == 0) {
David Millerec70a942011-01-11 23:53:38 +0000538 void __iomem *vgabase = par->state.vgabase;
539
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700540 memset(&(par->state), 0, sizeof(struct vgastate));
David Millerec70a942011-01-11 23:53:38 +0000541 par->state.vgabase = vgabase;
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700542 par->state.flags = VGA_SAVE_MODE | VGA_SAVE_FONTS | VGA_SAVE_CMAP;
543 par->state.num_crtc = 0x60;
544 par->state.num_seq = 0x30;
545 save_vga(&(par->state));
546 }
547
548 par->ref_count++;
549 mutex_unlock(&(par->open_lock));
550
551 return 0;
552}
553
554/* Close framebuffer */
555
556static int arkfb_release(struct fb_info *info, int user)
557{
558 struct arkfb_info *par = info->par;
559
560 mutex_lock(&(par->open_lock));
561 if (par->ref_count == 0) {
562 mutex_unlock(&(par->open_lock));
563 return -EINVAL;
564 }
565
566 if (par->ref_count == 1) {
567 restore_vga(&(par->state));
568 dac_set_mode(par->dac, DAC_PSEUDO8_8);
569 }
570
571 par->ref_count--;
572 mutex_unlock(&(par->open_lock));
573
574 return 0;
575}
576
577/* Validate passed in var */
578
579static int arkfb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
580{
581 int rv, mem, step;
582
583 /* Find appropriate format */
584 rv = svga_match_format (arkfb_formats, var, NULL);
585 if (rv < 0)
586 {
587 printk(KERN_ERR "fb%d: unsupported mode requested\n", info->node);
588 return rv;
589 }
590
591 /* Do not allow to have real resoulution larger than virtual */
592 if (var->xres > var->xres_virtual)
593 var->xres_virtual = var->xres;
594
595 if (var->yres > var->yres_virtual)
596 var->yres_virtual = var->yres;
597
598 /* Round up xres_virtual to have proper alignment of lines */
599 step = arkfb_formats[rv].xresstep - 1;
600 var->xres_virtual = (var->xres_virtual+step) & ~step;
601
602
603 /* Check whether have enough memory */
604 mem = ((var->bits_per_pixel * var->xres_virtual) >> 3) * var->yres_virtual;
605 if (mem > info->screen_size)
606 {
607 printk(KERN_ERR "fb%d: not enough framebuffer memory (%d kB requested , %d kB available)\n", info->node, mem >> 10, (unsigned int) (info->screen_size >> 10));
608 return -EINVAL;
609 }
610
611 rv = svga_check_timings (&ark_timing_regs, var, info->node);
612 if (rv < 0)
613 {
614 printk(KERN_ERR "fb%d: invalid timings requested\n", info->node);
615 return rv;
616 }
617
618 /* Interlaced mode is broken */
619 if (var->vmode & FB_VMODE_INTERLACED)
620 return -EINVAL;
621
622 return 0;
623}
624
625/* Set video mode from par */
626
627static int arkfb_set_par(struct fb_info *info)
628{
629 struct arkfb_info *par = info->par;
630 u32 value, mode, hmul, hdiv, offset_value, screen_size;
631 u32 bpp = info->var.bits_per_pixel;
632 u8 regval;
633
634 if (bpp != 0) {
635 info->fix.ypanstep = 1;
636 info->fix.line_length = (info->var.xres_virtual * bpp) / 8;
637
638 info->flags &= ~FBINFO_MISC_TILEBLITTING;
639 info->tileops = NULL;
640
641 /* in 4bpp supports 8p wide tiles only, any tiles otherwise */
642 info->pixmap.blit_x = (bpp == 4) ? (1 << (8 - 1)) : (~(u32)0);
643 info->pixmap.blit_y = ~(u32)0;
644
645 offset_value = (info->var.xres_virtual * bpp) / 64;
646 screen_size = info->var.yres_virtual * info->fix.line_length;
647 } else {
648 info->fix.ypanstep = 16;
649 info->fix.line_length = 0;
650
651 info->flags |= FBINFO_MISC_TILEBLITTING;
652 info->tileops = &arkfb_tile_ops;
653
654 /* supports 8x16 tiles only */
655 info->pixmap.blit_x = 1 << (8 - 1);
656 info->pixmap.blit_y = 1 << (16 - 1);
657
658 offset_value = info->var.xres_virtual / 16;
659 screen_size = (info->var.xres_virtual * info->var.yres_virtual) / 64;
660 }
661
662 info->var.xoffset = 0;
663 info->var.yoffset = 0;
664 info->var.activate = FB_ACTIVATE_NOW;
665
666 /* Unlock registers */
David Millerea770782011-01-11 23:51:26 +0000667 svga_wcrt_mask(par->state.vgabase, 0x11, 0x00, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700668
669 /* Blank screen and turn off sync */
David Millerd907ec02011-01-11 23:51:08 +0000670 svga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);
David Millerea770782011-01-11 23:51:26 +0000671 svga_wcrt_mask(par->state.vgabase, 0x17, 0x00, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700672
673 /* Set default values */
David Millere2fade22011-01-11 23:50:04 +0000674 svga_set_default_gfx_regs(par->state.vgabase);
David Millerf51a14d2011-01-11 23:50:36 +0000675 svga_set_default_atc_regs(par->state.vgabase);
David Millera4ade832011-01-11 23:50:54 +0000676 svga_set_default_seq_regs(par->state.vgabase);
David Miller1d28fca2011-01-11 23:51:41 +0000677 svga_set_default_crt_regs(par->state.vgabase);
David Miller21da3862011-01-11 23:49:34 +0000678 svga_wcrt_multi(par->state.vgabase, ark_line_compare_regs, 0xFFFFFFFF);
679 svga_wcrt_multi(par->state.vgabase, ark_start_address_regs, 0);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700680
681 /* ARK specific initialization */
David Millerd907ec02011-01-11 23:51:08 +0000682 svga_wseq_mask(par->state.vgabase, 0x10, 0x1F, 0x1F); /* enable linear framebuffer and full memory access */
683 svga_wseq_mask(par->state.vgabase, 0x12, 0x03, 0x03); /* 4 MB linear framebuffer size */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700684
David Millerc5e04632011-01-11 23:52:40 +0000685 vga_wseq(par->state.vgabase, 0x13, info->fix.smem_start >> 16);
686 vga_wseq(par->state.vgabase, 0x14, info->fix.smem_start >> 24);
687 vga_wseq(par->state.vgabase, 0x15, 0);
688 vga_wseq(par->state.vgabase, 0x16, 0);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700689
690 /* Set the FIFO threshold register */
691 /* It is fascinating way to store 5-bit value in 8-bit register */
692 regval = 0x10 | ((threshold & 0x0E) >> 1) | (threshold & 0x01) << 7 | (threshold & 0x10) << 1;
David Millerc5e04632011-01-11 23:52:40 +0000693 vga_wseq(par->state.vgabase, 0x18, regval);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700694
695 /* Set the offset register */
696 pr_debug("fb%d: offset register : %d\n", info->node, offset_value);
David Miller21da3862011-01-11 23:49:34 +0000697 svga_wcrt_multi(par->state.vgabase, ark_offset_regs, offset_value);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700698
699 /* fix for hi-res textmode */
David Millerea770782011-01-11 23:51:26 +0000700 svga_wcrt_mask(par->state.vgabase, 0x40, 0x08, 0x08);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700701
702 if (info->var.vmode & FB_VMODE_DOUBLE)
David Millerea770782011-01-11 23:51:26 +0000703 svga_wcrt_mask(par->state.vgabase, 0x09, 0x80, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700704 else
David Millerea770782011-01-11 23:51:26 +0000705 svga_wcrt_mask(par->state.vgabase, 0x09, 0x00, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700706
707 if (info->var.vmode & FB_VMODE_INTERLACED)
David Millerea770782011-01-11 23:51:26 +0000708 svga_wcrt_mask(par->state.vgabase, 0x44, 0x04, 0x04);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700709 else
David Millerea770782011-01-11 23:51:26 +0000710 svga_wcrt_mask(par->state.vgabase, 0x44, 0x00, 0x04);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700711
712 hmul = 1;
713 hdiv = 1;
714 mode = svga_match_format(arkfb_formats, &(info->var), &(info->fix));
715
716 /* Set mode-specific register values */
717 switch (mode) {
718 case 0:
719 pr_debug("fb%d: text mode\n", info->node);
David Miller9c963942011-01-11 23:51:56 +0000720 svga_set_textmode_vga_regs(par->state.vgabase);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700721
David Millerc5e04632011-01-11 23:52:40 +0000722 vga_wseq(par->state.vgabase, 0x11, 0x10); /* basic VGA mode */
David Millerea770782011-01-11 23:51:26 +0000723 svga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04); /* 8bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700724 dac_set_mode(par->dac, DAC_PSEUDO8_8);
725
726 break;
727 case 1:
728 pr_debug("fb%d: 4 bit pseudocolor\n", info->node);
David Millerc5e04632011-01-11 23:52:40 +0000729 vga_wgfx(par->state.vgabase, VGA_GFX_MODE, 0x40);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700730
David Millerc5e04632011-01-11 23:52:40 +0000731 vga_wseq(par->state.vgabase, 0x11, 0x10); /* basic VGA mode */
David Millerea770782011-01-11 23:51:26 +0000732 svga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04); /* 8bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700733 dac_set_mode(par->dac, DAC_PSEUDO8_8);
734 break;
735 case 2:
736 pr_debug("fb%d: 4 bit pseudocolor, planar\n", info->node);
737
David Millerc5e04632011-01-11 23:52:40 +0000738 vga_wseq(par->state.vgabase, 0x11, 0x10); /* basic VGA mode */
David Millerea770782011-01-11 23:51:26 +0000739 svga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04); /* 8bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700740 dac_set_mode(par->dac, DAC_PSEUDO8_8);
741 break;
742 case 3:
743 pr_debug("fb%d: 8 bit pseudocolor\n", info->node);
744
David Millerc5e04632011-01-11 23:52:40 +0000745 vga_wseq(par->state.vgabase, 0x11, 0x16); /* 8bpp accel mode */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700746
747 if (info->var.pixclock > 20000) {
748 pr_debug("fb%d: not using multiplex\n", info->node);
David Millerea770782011-01-11 23:51:26 +0000749 svga_wcrt_mask(par->state.vgabase, 0x46, 0x00, 0x04); /* 8bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700750 dac_set_mode(par->dac, DAC_PSEUDO8_8);
751 } else {
752 pr_debug("fb%d: using multiplex\n", info->node);
David Millerea770782011-01-11 23:51:26 +0000753 svga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04); /* 16bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700754 dac_set_mode(par->dac, DAC_PSEUDO8_16);
755 hdiv = 2;
756 }
757 break;
758 case 4:
759 pr_debug("fb%d: 5/5/5 truecolor\n", info->node);
760
David Millerc5e04632011-01-11 23:52:40 +0000761 vga_wseq(par->state.vgabase, 0x11, 0x1A); /* 16bpp accel mode */
David Millerea770782011-01-11 23:51:26 +0000762 svga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04); /* 16bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700763 dac_set_mode(par->dac, DAC_RGB1555_16);
764 break;
765 case 5:
766 pr_debug("fb%d: 5/6/5 truecolor\n", info->node);
767
David Millerc5e04632011-01-11 23:52:40 +0000768 vga_wseq(par->state.vgabase, 0x11, 0x1A); /* 16bpp accel mode */
David Millerea770782011-01-11 23:51:26 +0000769 svga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04); /* 16bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700770 dac_set_mode(par->dac, DAC_RGB0565_16);
771 break;
772 case 6:
773 pr_debug("fb%d: 8/8/8 truecolor\n", info->node);
774
David Millerc5e04632011-01-11 23:52:40 +0000775 vga_wseq(par->state.vgabase, 0x11, 0x16); /* 8bpp accel mode ??? */
David Millerea770782011-01-11 23:51:26 +0000776 svga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04); /* 16bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700777 dac_set_mode(par->dac, DAC_RGB0888_16);
778 hmul = 3;
779 hdiv = 2;
780 break;
781 case 7:
782 pr_debug("fb%d: 8/8/8/8 truecolor\n", info->node);
783
David Millerc5e04632011-01-11 23:52:40 +0000784 vga_wseq(par->state.vgabase, 0x11, 0x1E); /* 32bpp accel mode */
David Millerea770782011-01-11 23:51:26 +0000785 svga_wcrt_mask(par->state.vgabase, 0x46, 0x04, 0x04); /* 16bit pixel path */
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700786 dac_set_mode(par->dac, DAC_RGB8888_16);
787 hmul = 2;
788 break;
789 default:
790 printk(KERN_ERR "fb%d: unsupported mode - bug\n", info->node);
791 return -EINVAL;
792 }
793
794 ark_set_pixclock(info, (hdiv * info->var.pixclock) / hmul);
David Miller38d26202011-01-11 23:52:25 +0000795 svga_set_timings(par->state.vgabase, &ark_timing_regs, &(info->var), hmul, hdiv,
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700796 (info->var.vmode & FB_VMODE_DOUBLE) ? 2 : 1,
797 (info->var.vmode & FB_VMODE_INTERLACED) ? 2 : 1,
798 hmul, info->node);
799
800 /* Set interlaced mode start/end register */
801 value = info->var.xres + info->var.left_margin + info->var.right_margin + info->var.hsync_len;
802 value = ((value * hmul / hdiv) / 8) - 5;
David Millerc5e04632011-01-11 23:52:40 +0000803 vga_wcrt(par->state.vgabase, 0x42, (value + 1) / 2);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700804
805 memset_io(info->screen_base, 0x00, screen_size);
806 /* Device and screen back on */
David Millerea770782011-01-11 23:51:26 +0000807 svga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);
David Millerd907ec02011-01-11 23:51:08 +0000808 svga_wseq_mask(par->state.vgabase, 0x01, 0x00, 0x20);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700809
810 return 0;
811}
812
813/* Set a colour register */
814
815static int arkfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,
816 u_int transp, struct fb_info *fb)
817{
818 switch (fb->var.bits_per_pixel) {
819 case 0:
820 case 4:
821 if (regno >= 16)
822 return -EINVAL;
823
824 if ((fb->var.bits_per_pixel == 4) &&
825 (fb->var.nonstd == 0)) {
826 outb(0xF0, VGA_PEL_MSK);
827 outb(regno*16, VGA_PEL_IW);
828 } else {
829 outb(0x0F, VGA_PEL_MSK);
830 outb(regno, VGA_PEL_IW);
831 }
832 outb(red >> 10, VGA_PEL_D);
833 outb(green >> 10, VGA_PEL_D);
834 outb(blue >> 10, VGA_PEL_D);
835 break;
836 case 8:
837 if (regno >= 256)
838 return -EINVAL;
839
840 outb(0xFF, VGA_PEL_MSK);
841 outb(regno, VGA_PEL_IW);
842 outb(red >> 10, VGA_PEL_D);
843 outb(green >> 10, VGA_PEL_D);
844 outb(blue >> 10, VGA_PEL_D);
845 break;
846 case 16:
847 if (regno >= 16)
848 return 0;
849
850 if (fb->var.green.length == 5)
851 ((u32*)fb->pseudo_palette)[regno] = ((red & 0xF800) >> 1) |
852 ((green & 0xF800) >> 6) | ((blue & 0xF800) >> 11);
853 else if (fb->var.green.length == 6)
854 ((u32*)fb->pseudo_palette)[regno] = (red & 0xF800) |
855 ((green & 0xFC00) >> 5) | ((blue & 0xF800) >> 11);
856 else
857 return -EINVAL;
858 break;
859 case 24:
860 case 32:
861 if (regno >= 16)
862 return 0;
863
864 ((u32*)fb->pseudo_palette)[regno] = ((red & 0xFF00) << 8) |
865 (green & 0xFF00) | ((blue & 0xFF00) >> 8);
866 break;
867 default:
868 return -EINVAL;
869 }
870
871 return 0;
872}
873
874/* Set the display blanking state */
875
876static int arkfb_blank(int blank_mode, struct fb_info *info)
877{
David Millerd907ec02011-01-11 23:51:08 +0000878 struct arkfb_info *par = info->par;
879
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700880 switch (blank_mode) {
881 case FB_BLANK_UNBLANK:
882 pr_debug("fb%d: unblank\n", info->node);
David Millerd907ec02011-01-11 23:51:08 +0000883 svga_wseq_mask(par->state.vgabase, 0x01, 0x00, 0x20);
David Millerea770782011-01-11 23:51:26 +0000884 svga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700885 break;
886 case FB_BLANK_NORMAL:
887 pr_debug("fb%d: blank\n", info->node);
David Millerd907ec02011-01-11 23:51:08 +0000888 svga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);
David Millerea770782011-01-11 23:51:26 +0000889 svga_wcrt_mask(par->state.vgabase, 0x17, 0x80, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700890 break;
891 case FB_BLANK_POWERDOWN:
892 case FB_BLANK_HSYNC_SUSPEND:
893 case FB_BLANK_VSYNC_SUSPEND:
894 pr_debug("fb%d: sync down\n", info->node);
David Millerd907ec02011-01-11 23:51:08 +0000895 svga_wseq_mask(par->state.vgabase, 0x01, 0x20, 0x20);
David Millerea770782011-01-11 23:51:26 +0000896 svga_wcrt_mask(par->state.vgabase, 0x17, 0x00, 0x80);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700897 break;
898 }
899 return 0;
900}
901
902
903/* Pan the display */
904
905static int arkfb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info)
906{
David Miller21da3862011-01-11 23:49:34 +0000907 struct arkfb_info *par = info->par;
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700908 unsigned int offset;
909
910 /* Calculate the offset */
911 if (var->bits_per_pixel == 0) {
912 offset = (var->yoffset / 16) * (var->xres_virtual / 2) + (var->xoffset / 2);
913 offset = offset >> 2;
914 } else {
915 offset = (var->yoffset * info->fix.line_length) +
916 (var->xoffset * var->bits_per_pixel / 8);
917 offset = offset >> ((var->bits_per_pixel == 4) ? 2 : 3);
918 }
919
920 /* Set the offset */
David Miller21da3862011-01-11 23:49:34 +0000921 svga_wcrt_multi(par->state.vgabase, ark_start_address_regs, offset);
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700922
923 return 0;
924}
925
926
927/* ------------------------------------------------------------------------- */
928
929
930/* Frame buffer operations */
931
932static struct fb_ops arkfb_ops = {
933 .owner = THIS_MODULE,
934 .fb_open = arkfb_open,
935 .fb_release = arkfb_release,
936 .fb_check_var = arkfb_check_var,
937 .fb_set_par = arkfb_set_par,
938 .fb_setcolreg = arkfb_setcolreg,
939 .fb_blank = arkfb_blank,
940 .fb_pan_display = arkfb_pan_display,
941 .fb_fillrect = arkfb_fillrect,
942 .fb_copyarea = cfb_copyarea,
943 .fb_imageblit = arkfb_imageblit,
Antonino A. Daplas5a87ede2007-05-09 02:35:32 -0700944 .fb_get_caps = svga_get_caps,
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700945};
946
947
948/* ------------------------------------------------------------------------- */
949
950
951/* PCI probe */
952static int __devinit ark_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)
953{
David Miller892c24c2011-01-11 23:54:35 +0000954 struct pci_bus_region bus_reg;
955 struct resource vga_res;
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700956 struct fb_info *info;
957 struct arkfb_info *par;
958 int rc;
959 u8 regval;
960
961 /* Ignore secondary VGA device because there is no VGA arbitration */
962 if (! svga_primary_device(dev)) {
963 dev_info(&(dev->dev), "ignoring secondary device\n");
964 return -ENODEV;
965 }
966
967 /* Allocate and fill driver data structure */
Ondrej Zajicek20e061f2008-04-28 02:15:18 -0700968 info = framebuffer_alloc(sizeof(struct arkfb_info), &(dev->dev));
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700969 if (! info) {
970 dev_err(&(dev->dev), "cannot allocate memory\n");
971 return -ENOMEM;
972 }
973
974 par = info->par;
975 mutex_init(&par->open_lock);
976
977 info->flags = FBINFO_PARTIAL_PAN_OK | FBINFO_HWACCEL_YPAN;
978 info->fbops = &arkfb_ops;
979
980 /* Prepare PCI device */
981 rc = pci_enable_device(dev);
982 if (rc < 0) {
Ondrej Zajicek594a8812008-08-05 13:01:06 -0700983 dev_err(info->device, "cannot enable PCI device\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700984 goto err_enable_device;
985 }
986
987 rc = pci_request_regions(dev, "arkfb");
988 if (rc < 0) {
Ondrej Zajicek594a8812008-08-05 13:01:06 -0700989 dev_err(info->device, "cannot reserve framebuffer region\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700990 goto err_request_regions;
991 }
992
993 par->dac = ics5342_init(ark_dac_read_regs, ark_dac_write_regs, info);
994 if (! par->dac) {
995 rc = -ENOMEM;
Ondrej Zajicek594a8812008-08-05 13:01:06 -0700996 dev_err(info->device, "RAMDAC initialization failed\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -0700997 goto err_dac;
998 }
999
1000 info->fix.smem_start = pci_resource_start(dev, 0);
1001 info->fix.smem_len = pci_resource_len(dev, 0);
1002
1003 /* Map physical IO memory address into kernel space */
1004 info->screen_base = pci_iomap(dev, 0, 0);
1005 if (! info->screen_base) {
1006 rc = -ENOMEM;
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001007 dev_err(info->device, "iomap for framebuffer failed\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001008 goto err_iomap;
1009 }
1010
David Miller892c24c2011-01-11 23:54:35 +00001011 bus_reg.start = 0;
1012 bus_reg.end = 64 * 1024;
1013
1014 vga_res.flags = IORESOURCE_IO;
1015
1016 pcibios_bus_to_resource(dev, &vga_res, &bus_reg);
1017
1018 par->state.vgabase = (void __iomem *) vga_res.start;
1019
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001020 /* FIXME get memsize */
David Millerc5e04632011-01-11 23:52:40 +00001021 regval = vga_rseq(par->state.vgabase, 0x10);
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001022 info->screen_size = (1 << (regval >> 6)) << 20;
1023 info->fix.smem_len = info->screen_size;
1024
1025 strcpy(info->fix.id, "ARK 2000PV");
1026 info->fix.mmio_start = 0;
1027 info->fix.mmio_len = 0;
1028 info->fix.type = FB_TYPE_PACKED_PIXELS;
1029 info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
1030 info->fix.ypanstep = 0;
1031 info->fix.accel = FB_ACCEL_NONE;
1032 info->pseudo_palette = (void*) (par->pseudo_palette);
1033
1034 /* Prepare startup mode */
Krzysztof Helt1abf9172008-04-28 02:15:08 -07001035 rc = fb_find_mode(&(info->var), info, mode_option, NULL, 0, NULL, 8);
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001036 if (! ((rc == 1) || (rc == 2))) {
1037 rc = -EINVAL;
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001038 dev_err(info->device, "mode %s not found\n", mode_option);
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001039 goto err_find_mode;
1040 }
1041
1042 rc = fb_alloc_cmap(&info->cmap, 256, 0);
1043 if (rc < 0) {
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001044 dev_err(info->device, "cannot allocate colormap\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001045 goto err_alloc_cmap;
1046 }
1047
1048 rc = register_framebuffer(info);
1049 if (rc < 0) {
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001050 dev_err(info->device, "cannot register framebugger\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001051 goto err_reg_fb;
1052 }
1053
1054 printk(KERN_INFO "fb%d: %s on %s, %d MB RAM\n", info->node, info->fix.id,
1055 pci_name(dev), info->fix.smem_len >> 20);
1056
1057 /* Record a reference to the driver data */
1058 pci_set_drvdata(dev, info);
1059
1060#ifdef CONFIG_MTRR
1061 if (mtrr) {
1062 par->mtrr_reg = -1;
1063 par->mtrr_reg = mtrr_add(info->fix.smem_start, info->fix.smem_len, MTRR_TYPE_WRCOMB, 1);
1064 }
1065#endif
1066
1067 return 0;
1068
1069 /* Error handling */
1070err_reg_fb:
1071 fb_dealloc_cmap(&info->cmap);
1072err_alloc_cmap:
1073err_find_mode:
1074 pci_iounmap(dev, info->screen_base);
1075err_iomap:
1076 dac_release(par->dac);
1077err_dac:
1078 pci_release_regions(dev);
1079err_request_regions:
1080/* pci_disable_device(dev); */
1081err_enable_device:
1082 framebuffer_release(info);
1083 return rc;
1084}
1085
1086/* PCI remove */
1087
1088static void __devexit ark_pci_remove(struct pci_dev *dev)
1089{
1090 struct fb_info *info = pci_get_drvdata(dev);
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001091
1092 if (info) {
Ondrej Zajicek38d473f2007-06-01 00:46:43 -07001093 struct arkfb_info *par = info->par;
1094
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001095#ifdef CONFIG_MTRR
1096 if (par->mtrr_reg >= 0) {
1097 mtrr_del(par->mtrr_reg, 0, 0);
1098 par->mtrr_reg = -1;
1099 }
1100#endif
1101
1102 dac_release(par->dac);
1103 unregister_framebuffer(info);
1104 fb_dealloc_cmap(&info->cmap);
1105
1106 pci_iounmap(dev, info->screen_base);
1107 pci_release_regions(dev);
1108/* pci_disable_device(dev); */
1109
1110 pci_set_drvdata(dev, NULL);
1111 framebuffer_release(info);
1112 }
1113}
1114
1115
1116#ifdef CONFIG_PM
1117/* PCI suspend */
1118
1119static int ark_pci_suspend (struct pci_dev* dev, pm_message_t state)
1120{
1121 struct fb_info *info = pci_get_drvdata(dev);
1122 struct arkfb_info *par = info->par;
1123
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001124 dev_info(info->device, "suspend\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001125
Torben Hohnac751ef2011-01-25 15:07:35 -08001126 console_lock();
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001127 mutex_lock(&(par->open_lock));
1128
1129 if ((state.event == PM_EVENT_FREEZE) || (par->ref_count == 0)) {
1130 mutex_unlock(&(par->open_lock));
Torben Hohnac751ef2011-01-25 15:07:35 -08001131 console_unlock();
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001132 return 0;
1133 }
1134
1135 fb_set_suspend(info, 1);
1136
1137 pci_save_state(dev);
1138 pci_disable_device(dev);
1139 pci_set_power_state(dev, pci_choose_state(dev, state));
1140
1141 mutex_unlock(&(par->open_lock));
Torben Hohnac751ef2011-01-25 15:07:35 -08001142 console_unlock();
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001143
1144 return 0;
1145}
1146
1147
1148/* PCI resume */
1149
1150static int ark_pci_resume (struct pci_dev* dev)
1151{
1152 struct fb_info *info = pci_get_drvdata(dev);
1153 struct arkfb_info *par = info->par;
1154
Ondrej Zajicek594a8812008-08-05 13:01:06 -07001155 dev_info(info->device, "resume\n");
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001156
Torben Hohnac751ef2011-01-25 15:07:35 -08001157 console_lock();
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001158 mutex_lock(&(par->open_lock));
1159
Julia Lawall950d4422008-07-29 22:33:28 -07001160 if (par->ref_count == 0)
1161 goto fail;
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001162
1163 pci_set_power_state(dev, PCI_D0);
1164 pci_restore_state(dev);
1165
1166 if (pci_enable_device(dev))
1167 goto fail;
1168
1169 pci_set_master(dev);
1170
1171 arkfb_set_par(info);
1172 fb_set_suspend(info, 0);
1173
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001174fail:
Julia Lawall950d4422008-07-29 22:33:28 -07001175 mutex_unlock(&(par->open_lock));
Torben Hohnac751ef2011-01-25 15:07:35 -08001176 console_unlock();
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001177 return 0;
1178}
1179#else
1180#define ark_pci_suspend NULL
1181#define ark_pci_resume NULL
1182#endif /* CONFIG_PM */
1183
1184/* List of boards that we are trying to support */
1185
1186static struct pci_device_id ark_devices[] __devinitdata = {
1187 {PCI_DEVICE(0xEDD8, 0xA099)},
1188 {0, 0, 0, 0, 0, 0, 0}
1189};
1190
1191
1192MODULE_DEVICE_TABLE(pci, ark_devices);
1193
1194static struct pci_driver arkfb_pci_driver = {
1195 .name = "arkfb",
1196 .id_table = ark_devices,
1197 .probe = ark_pci_probe,
1198 .remove = __devexit_p(ark_pci_remove),
1199 .suspend = ark_pci_suspend,
1200 .resume = ark_pci_resume,
1201};
1202
1203/* Cleanup */
1204
1205static void __exit arkfb_cleanup(void)
1206{
1207 pr_debug("arkfb: cleaning up\n");
1208 pci_unregister_driver(&arkfb_pci_driver);
1209}
1210
1211/* Driver Initialisation */
1212
1213static int __init arkfb_init(void)
1214{
1215
1216#ifndef MODULE
1217 char *option = NULL;
1218
1219 if (fb_get_options("arkfb", &option))
1220 return -ENODEV;
1221
1222 if (option && *option)
Krzysztof Helt1abf9172008-04-28 02:15:08 -07001223 mode_option = option;
Ondrej Zajicek681e1472007-05-09 02:35:31 -07001224#endif
1225
1226 pr_debug("arkfb: initializing\n");
1227 return pci_register_driver(&arkfb_pci_driver);
1228}
1229
1230module_init(arkfb_init);
1231module_exit(arkfb_cleanup);