blob: e6bd09f2e14ad9bd79dc838f2e2f8c79e5fef363 [file] [log] [blame]
Kuninori Morimoto287c1292009-05-26 07:04:52 +00001/*
2 * linux/arch/sh/boards/se/7724/setup.c
3 *
4 * Copyright (C) 2009 Renesas Solutions Corp.
5 *
6 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
7 *
8 * This file is subject to the terms and conditions of the GNU General Public
9 * License. See the file "COPYING" in the main directory of this archive
10 * for more details.
11 */
12
13#include <linux/init.h>
14#include <linux/device.h>
15#include <linux/interrupt.h>
16#include <linux/platform_device.h>
17#include <linux/mtd/physmap.h>
18#include <linux/delay.h>
19#include <linux/smc91x.h>
20#include <linux/gpio.h>
21#include <linux/input.h>
Magnus Damm9731f4a2009-07-03 09:40:03 +000022#include <linux/usb/r8a66597.h>
Kuninori Morimoto287c1292009-05-26 07:04:52 +000023#include <video/sh_mobile_lcdc.h>
24#include <media/sh_mobile_ceu.h>
25#include <asm/io.h>
26#include <asm/heartbeat.h>
Kuninori Morimotoa80cad92009-06-26 07:05:39 +000027#include <asm/sh_eth.h>
28#include <asm/clock.h>
Kuninori Morimoto287c1292009-05-26 07:04:52 +000029#include <asm/sh_keysc.h>
30#include <cpu/sh7724.h>
31#include <mach-se/mach/se7724.h>
32
33/*
34 * SWx 1234 5678
35 * ------------------------------------
36 * SW31 : 1001 1100 : default
37 * SW32 : 0111 1111 : use on board flash
38 *
39 * SW41 : abxx xxxx -> a = 0 : Analog monitor
40 * 1 : Digital monitor
41 * b = 0 : VGA
Kuninori Morimoto4f324312009-08-03 04:52:03 +000042 * 1 : 720p
43 */
44
45/*
46 * about 720p
47 *
48 * When you use 1280 x 720 lcdc output,
49 * you should change OSC6 lcdc clock from 25.175MHz to 74.25MHz,
50 * and change SW41 to use 720p
Kuninori Morimoto287c1292009-05-26 07:04:52 +000051 */
52
53/* Heartbeat */
54static struct heartbeat_data heartbeat_data = {
55 .regsize = 16,
56};
57
58static struct resource heartbeat_resources[] = {
59 [0] = {
60 .start = PA_LED,
61 .end = PA_LED,
62 .flags = IORESOURCE_MEM,
63 },
64};
65
66static struct platform_device heartbeat_device = {
67 .name = "heartbeat",
68 .id = -1,
69 .dev = {
70 .platform_data = &heartbeat_data,
71 },
72 .num_resources = ARRAY_SIZE(heartbeat_resources),
73 .resource = heartbeat_resources,
74};
75
76/* LAN91C111 */
77static struct smc91x_platdata smc91x_info = {
78 .flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
79};
80
81static struct resource smc91x_eth_resources[] = {
82 [0] = {
83 .name = "SMC91C111" ,
84 .start = 0x1a300300,
85 .end = 0x1a30030f,
86 .flags = IORESOURCE_MEM,
87 },
88 [1] = {
89 .start = IRQ0_SMC,
90 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
91 },
92};
93
94static struct platform_device smc91x_eth_device = {
95 .name = "smc91x",
96 .num_resources = ARRAY_SIZE(smc91x_eth_resources),
97 .resource = smc91x_eth_resources,
98 .dev = {
99 .platform_data = &smc91x_info,
100 },
101};
102
103/* MTD */
104static struct mtd_partition nor_flash_partitions[] = {
105 {
106 .name = "uboot",
107 .offset = 0,
108 .size = (1 * 1024 * 1024),
109 .mask_flags = MTD_WRITEABLE, /* Read-only */
110 }, {
111 .name = "kernel",
112 .offset = MTDPART_OFS_APPEND,
113 .size = (2 * 1024 * 1024),
114 }, {
115 .name = "free-area",
116 .offset = MTDPART_OFS_APPEND,
117 .size = MTDPART_SIZ_FULL,
118 },
119};
120
121static struct physmap_flash_data nor_flash_data = {
122 .width = 2,
123 .parts = nor_flash_partitions,
124 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
125};
126
127static struct resource nor_flash_resources[] = {
128 [0] = {
129 .name = "NOR Flash",
130 .start = 0x00000000,
131 .end = 0x01ffffff,
132 .flags = IORESOURCE_MEM,
133 }
134};
135
136static struct platform_device nor_flash_device = {
137 .name = "physmap-flash",
138 .resource = nor_flash_resources,
139 .num_resources = ARRAY_SIZE(nor_flash_resources),
140 .dev = {
141 .platform_data = &nor_flash_data,
142 },
143};
144
145/* LCDC */
146static struct sh_mobile_lcdc_info lcdc_info = {
147 .clock_source = LCDC_CLK_EXTERNAL,
148 .ch[0] = {
149 .chan = LCDC_CHAN_MAINLCD,
150 .bpp = 16,
151 .clock_divider = 1,
152 .lcd_cfg = {
153 .name = "LB070WV1",
154 .sync = 0, /* hsync and vsync are active low */
155 },
156 .lcd_size_cfg = { /* 7.0 inch */
157 .width = 152,
158 .height = 91,
159 },
160 .board_cfg = {
161 },
162 }
163};
164
165static struct resource lcdc_resources[] = {
166 [0] = {
167 .name = "LCDC",
168 .start = 0xfe940000,
169 .end = 0xfe941fff,
170 .flags = IORESOURCE_MEM,
171 },
172 [1] = {
173 .start = 106,
174 .flags = IORESOURCE_IRQ,
175 },
176};
177
178static struct platform_device lcdc_device = {
179 .name = "sh_mobile_lcdc_fb",
180 .num_resources = ARRAY_SIZE(lcdc_resources),
181 .resource = lcdc_resources,
182 .dev = {
183 .platform_data = &lcdc_info,
184 },
185};
186
187/* CEU0 */
188static struct sh_mobile_ceu_info sh_mobile_ceu0_info = {
189 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
190};
191
192static struct resource ceu0_resources[] = {
193 [0] = {
194 .name = "CEU0",
195 .start = 0xfe910000,
196 .end = 0xfe91009f,
197 .flags = IORESOURCE_MEM,
198 },
199 [1] = {
200 .start = 52,
201 .flags = IORESOURCE_IRQ,
202 },
203 [2] = {
204 /* place holder for contiguous memory */
205 },
206};
207
208static struct platform_device ceu0_device = {
209 .name = "sh_mobile_ceu",
210 .id = 0, /* "ceu0" clock */
211 .num_resources = ARRAY_SIZE(ceu0_resources),
212 .resource = ceu0_resources,
213 .dev = {
214 .platform_data = &sh_mobile_ceu0_info,
215 },
216};
217
218/* CEU1 */
219static struct sh_mobile_ceu_info sh_mobile_ceu1_info = {
220 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
221};
222
223static struct resource ceu1_resources[] = {
224 [0] = {
225 .name = "CEU1",
226 .start = 0xfe914000,
227 .end = 0xfe91409f,
228 .flags = IORESOURCE_MEM,
229 },
230 [1] = {
231 .start = 63,
232 .flags = IORESOURCE_IRQ,
233 },
234 [2] = {
235 /* place holder for contiguous memory */
236 },
237};
238
239static struct platform_device ceu1_device = {
240 .name = "sh_mobile_ceu",
241 .id = 1, /* "ceu1" clock */
242 .num_resources = ARRAY_SIZE(ceu1_resources),
243 .resource = ceu1_resources,
244 .dev = {
245 .platform_data = &sh_mobile_ceu1_info,
246 },
247};
248
Magnus Damm9747e78b2009-08-15 02:53:34 +0000249/* KEYSC in SoC (Needs SW33-2 set to ON) */
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000250static struct sh_keysc_info keysc_info = {
251 .mode = SH_KEYSC_MODE_1,
252 .scan_timing = 10,
253 .delay = 50,
254 .keycodes = {
255 KEY_1, KEY_2, KEY_3, KEY_4, KEY_5,
256 KEY_6, KEY_7, KEY_8, KEY_9, KEY_A,
257 KEY_B, KEY_C, KEY_D, KEY_E, KEY_F,
258 KEY_G, KEY_H, KEY_I, KEY_K, KEY_L,
259 KEY_M, KEY_N, KEY_O, KEY_P, KEY_Q,
260 KEY_R, KEY_S, KEY_T, KEY_U, KEY_V,
261 },
262};
263
264static struct resource keysc_resources[] = {
265 [0] = {
Magnus Damm9747e78b2009-08-15 02:53:34 +0000266 .name = "KEYSC",
267 .start = 0x044b0000,
268 .end = 0x044b000f,
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000269 .flags = IORESOURCE_MEM,
270 },
271 [1] = {
Magnus Damm9747e78b2009-08-15 02:53:34 +0000272 .start = 79,
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000273 .flags = IORESOURCE_IRQ,
274 },
275};
276
277static struct platform_device keysc_device = {
278 .name = "sh_keysc",
279 .id = 0, /* "keysc0" clock */
280 .num_resources = ARRAY_SIZE(keysc_resources),
281 .resource = keysc_resources,
282 .dev = {
283 .platform_data = &keysc_info,
284 },
285};
286
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000287/* SH Eth */
288static struct resource sh_eth_resources[] = {
289 [0] = {
290 .start = SH_ETH_ADDR,
291 .end = SH_ETH_ADDR + 0x1FC,
292 .flags = IORESOURCE_MEM,
293 },
294 [1] = {
295 .start = 91,
296 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
297 },
298};
299
300struct sh_eth_plat_data sh_eth_plat = {
301 .phy = 0x1f, /* SMSC LAN8187 */
302 .edmac_endian = EDMAC_LITTLE_ENDIAN,
303};
304
305static struct platform_device sh_eth_device = {
306 .name = "sh-eth",
307 .id = 0,
308 .dev = {
309 .platform_data = &sh_eth_plat,
310 },
311 .num_resources = ARRAY_SIZE(sh_eth_resources),
312 .resource = sh_eth_resources,
313};
314
Magnus Damm9731f4a2009-07-03 09:40:03 +0000315static struct r8a66597_platdata sh7724_usb0_host_data = {
Magnus Damm719a72b2009-07-17 14:59:55 +0000316 .on_chip = 1,
Magnus Damm9731f4a2009-07-03 09:40:03 +0000317};
318
319static struct resource sh7724_usb0_host_resources[] = {
320 [0] = {
321 .start = 0xa4d80000,
Kuninori Morimoto1bc265d2009-08-19 00:12:15 +0000322 .end = 0xa4d80124 - 1,
Magnus Damm9731f4a2009-07-03 09:40:03 +0000323 .flags = IORESOURCE_MEM,
324 },
325 [1] = {
326 .start = 65,
327 .end = 65,
328 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
329 },
330};
331
332static struct platform_device sh7724_usb0_host_device = {
333 .name = "r8a66597_hcd",
334 .id = 0,
335 .dev = {
336 .dma_mask = NULL, /* not use dma */
337 .coherent_dma_mask = 0xffffffff,
338 .platform_data = &sh7724_usb0_host_data,
339 },
340 .num_resources = ARRAY_SIZE(sh7724_usb0_host_resources),
341 .resource = sh7724_usb0_host_resources,
342};
343
Magnus Dammf8f8c072009-08-19 09:52:02 +0000344static struct r8a66597_platdata sh7724_usb1_gadget_data = {
345 .on_chip = 1,
346};
347
348static struct resource sh7724_usb1_gadget_resources[] = {
349 [0] = {
350 .start = 0xa4d90000,
351 .end = 0xa4d90123,
352 .flags = IORESOURCE_MEM,
353 },
354 [1] = {
355 .start = 66,
356 .end = 66,
357 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
358 },
359};
360
361static struct platform_device sh7724_usb1_gadget_device = {
362 .name = "r8a66597_udc",
363 .id = 1, /* USB1 */
364 .dev = {
365 .dma_mask = NULL, /* not use dma */
366 .coherent_dma_mask = 0xffffffff,
367 .platform_data = &sh7724_usb1_gadget_data,
368 },
369 .num_resources = ARRAY_SIZE(sh7724_usb1_gadget_resources),
370 .resource = sh7724_usb1_gadget_resources,
371};
372
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000373static struct platform_device *ms7724se_devices[] __initdata = {
374 &heartbeat_device,
375 &smc91x_eth_device,
376 &lcdc_device,
377 &nor_flash_device,
378 &ceu0_device,
379 &ceu1_device,
380 &keysc_device,
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000381 &sh_eth_device,
Magnus Damm9731f4a2009-07-03 09:40:03 +0000382 &sh7724_usb0_host_device,
Magnus Dammf8f8c072009-08-19 09:52:02 +0000383 &sh7724_usb1_gadget_device,
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000384};
385
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000386#define EEPROM_OP 0xBA206000
387#define EEPROM_ADR 0xBA206004
388#define EEPROM_DATA 0xBA20600C
389#define EEPROM_STAT 0xBA206010
390#define EEPROM_STRT 0xBA206014
391static int __init sh_eth_is_eeprom_ready(void)
392{
393 int t = 10000;
394
395 while (t--) {
396 if (!ctrl_inw(EEPROM_STAT))
397 return 1;
398 cpu_relax();
399 }
400
401 printk(KERN_ERR "ms7724se can not access to eeprom\n");
402 return 0;
403}
404
405static void __init sh_eth_init(void)
406{
407 int i;
408 u16 mac[3];
409
410 /* check EEPROM status */
411 if (!sh_eth_is_eeprom_ready())
412 return;
413
414 /* read MAC addr from EEPROM */
415 for (i = 0 ; i < 3 ; i++) {
416 ctrl_outw(0x0, EEPROM_OP); /* read */
417 ctrl_outw(i*2, EEPROM_ADR);
418 ctrl_outw(0x1, EEPROM_STRT);
419 if (!sh_eth_is_eeprom_ready())
420 return;
421
422 mac[i] = ctrl_inw(EEPROM_DATA);
423 mac[i] = ((mac[i] & 0xFF) << 8) | (mac[i] >> 8); /* swap */
424 }
425
426 /* reset sh-eth */
427 ctrl_outl(0x1, SH_ETH_ADDR + 0x0);
428
429 /* set MAC addr */
430 ctrl_outl(((mac[0] << 16) | (mac[1])), SH_ETH_MAHR);
431 ctrl_outl((mac[2]), SH_ETH_MALR);
432}
433
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000434#define SW4140 0xBA201000
435#define FPGA_OUT 0xBA200400
436#define PORT_HIZA 0xA4050158
Magnus Damm9731f4a2009-07-03 09:40:03 +0000437#define PORT_MSELCRB 0xA4050182
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000438
439#define SW41_A 0x0100
440#define SW41_B 0x0200
441#define SW41_C 0x0400
442#define SW41_D 0x0800
443#define SW41_E 0x1000
444#define SW41_F 0x2000
445#define SW41_G 0x4000
446#define SW41_H 0x8000
Magnus Damm9731f4a2009-07-03 09:40:03 +0000447
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000448static int __init devices_setup(void)
449{
450 u16 sw = ctrl_inw(SW4140); /* select camera, monitor */
451
452 /* Reset Release */
453 ctrl_outw(ctrl_inw(FPGA_OUT) &
454 ~((1 << 1) | /* LAN */
455 (1 << 6) | /* VIDEO DAC */
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000456 (1 << 12) | /* USB0 */
457 (1 << 14)), /* RMII */
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000458 FPGA_OUT);
459
Magnus Damm9731f4a2009-07-03 09:40:03 +0000460 /* turn on USB clocks, use external clock */
461 ctrl_outw((ctrl_inw(PORT_MSELCRB) & ~0xc000) | 0x8000, PORT_MSELCRB);
462
Magnus Damm7766e162009-08-06 15:03:43 +0000463#ifdef CONFIG_PM
464 /* Let LED9 show STATUS2 */
465 gpio_request(GPIO_FN_STATUS2, NULL);
466
467 /* Lit LED10 show STATUS0 */
468 gpio_request(GPIO_FN_STATUS0, NULL);
469
470 /* Lit LED11 show PDSTATUS */
471 gpio_request(GPIO_FN_PDSTATUS, NULL);
472#else
473 /* Lit LED9 */
474 gpio_request(GPIO_PTJ6, NULL);
475 gpio_direction_output(GPIO_PTJ6, 1);
476 gpio_export(GPIO_PTJ6, 0);
477
478 /* Lit LED10 */
479 gpio_request(GPIO_PTJ5, NULL);
480 gpio_direction_output(GPIO_PTJ5, 1);
481 gpio_export(GPIO_PTJ5, 0);
482
483 /* Lit LED11 */
484 gpio_request(GPIO_PTJ7, NULL);
485 gpio_direction_output(GPIO_PTJ7, 1);
486 gpio_export(GPIO_PTJ7, 0);
487#endif
488
Magnus Damm9731f4a2009-07-03 09:40:03 +0000489 /* enable USB0 port */
490 ctrl_outw(0x0600, 0xa40501d4);
491
Magnus Dammf8f8c072009-08-19 09:52:02 +0000492 /* enable USB1 port */
493 ctrl_outw(0x0600, 0xa4050192);
494
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000495 /* enable IRQ 0,1,2 */
496 gpio_request(GPIO_FN_INTC_IRQ0, NULL);
497 gpio_request(GPIO_FN_INTC_IRQ1, NULL);
498 gpio_request(GPIO_FN_INTC_IRQ2, NULL);
499
500 /* enable SCIFA3 */
501 gpio_request(GPIO_FN_SCIF3_I_SCK, NULL);
502 gpio_request(GPIO_FN_SCIF3_I_RXD, NULL);
503 gpio_request(GPIO_FN_SCIF3_I_TXD, NULL);
504 gpio_request(GPIO_FN_SCIF3_I_CTS, NULL);
505 gpio_request(GPIO_FN_SCIF3_I_RTS, NULL);
506
507 /* enable LCDC */
508 gpio_request(GPIO_FN_LCDD23, NULL);
509 gpio_request(GPIO_FN_LCDD22, NULL);
510 gpio_request(GPIO_FN_LCDD21, NULL);
511 gpio_request(GPIO_FN_LCDD20, NULL);
512 gpio_request(GPIO_FN_LCDD19, NULL);
513 gpio_request(GPIO_FN_LCDD18, NULL);
514 gpio_request(GPIO_FN_LCDD17, NULL);
515 gpio_request(GPIO_FN_LCDD16, NULL);
516 gpio_request(GPIO_FN_LCDD15, NULL);
517 gpio_request(GPIO_FN_LCDD14, NULL);
518 gpio_request(GPIO_FN_LCDD13, NULL);
519 gpio_request(GPIO_FN_LCDD12, NULL);
520 gpio_request(GPIO_FN_LCDD11, NULL);
521 gpio_request(GPIO_FN_LCDD10, NULL);
522 gpio_request(GPIO_FN_LCDD9, NULL);
523 gpio_request(GPIO_FN_LCDD8, NULL);
524 gpio_request(GPIO_FN_LCDD7, NULL);
525 gpio_request(GPIO_FN_LCDD6, NULL);
526 gpio_request(GPIO_FN_LCDD5, NULL);
527 gpio_request(GPIO_FN_LCDD4, NULL);
528 gpio_request(GPIO_FN_LCDD3, NULL);
529 gpio_request(GPIO_FN_LCDD2, NULL);
530 gpio_request(GPIO_FN_LCDD1, NULL);
531 gpio_request(GPIO_FN_LCDD0, NULL);
532 gpio_request(GPIO_FN_LCDDISP, NULL);
533 gpio_request(GPIO_FN_LCDHSYN, NULL);
534 gpio_request(GPIO_FN_LCDDCK, NULL);
535 gpio_request(GPIO_FN_LCDVSYN, NULL);
536 gpio_request(GPIO_FN_LCDDON, NULL);
537 gpio_request(GPIO_FN_LCDVEPWC, NULL);
538 gpio_request(GPIO_FN_LCDVCPWC, NULL);
539 gpio_request(GPIO_FN_LCDRD, NULL);
540 gpio_request(GPIO_FN_LCDLCLK, NULL);
541 ctrl_outw((ctrl_inw(PORT_HIZA) & ~0x0001), PORT_HIZA);
542
543 /* enable CEU0 */
544 gpio_request(GPIO_FN_VIO0_D15, NULL);
545 gpio_request(GPIO_FN_VIO0_D14, NULL);
546 gpio_request(GPIO_FN_VIO0_D13, NULL);
547 gpio_request(GPIO_FN_VIO0_D12, NULL);
548 gpio_request(GPIO_FN_VIO0_D11, NULL);
549 gpio_request(GPIO_FN_VIO0_D10, NULL);
550 gpio_request(GPIO_FN_VIO0_D9, NULL);
551 gpio_request(GPIO_FN_VIO0_D8, NULL);
552 gpio_request(GPIO_FN_VIO0_D7, NULL);
553 gpio_request(GPIO_FN_VIO0_D6, NULL);
554 gpio_request(GPIO_FN_VIO0_D5, NULL);
555 gpio_request(GPIO_FN_VIO0_D4, NULL);
556 gpio_request(GPIO_FN_VIO0_D3, NULL);
557 gpio_request(GPIO_FN_VIO0_D2, NULL);
558 gpio_request(GPIO_FN_VIO0_D1, NULL);
559 gpio_request(GPIO_FN_VIO0_D0, NULL);
560 gpio_request(GPIO_FN_VIO0_VD, NULL);
561 gpio_request(GPIO_FN_VIO0_CLK, NULL);
562 gpio_request(GPIO_FN_VIO0_FLD, NULL);
563 gpio_request(GPIO_FN_VIO0_HD, NULL);
Magnus Damm84f75972009-07-01 04:55:35 +0000564 platform_resource_setup_memory(&ceu0_device, "ceu0", 4 << 20);
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000565
566 /* enable CEU1 */
567 gpio_request(GPIO_FN_VIO1_D7, NULL);
568 gpio_request(GPIO_FN_VIO1_D6, NULL);
569 gpio_request(GPIO_FN_VIO1_D5, NULL);
570 gpio_request(GPIO_FN_VIO1_D4, NULL);
571 gpio_request(GPIO_FN_VIO1_D3, NULL);
572 gpio_request(GPIO_FN_VIO1_D2, NULL);
573 gpio_request(GPIO_FN_VIO1_D1, NULL);
574 gpio_request(GPIO_FN_VIO1_D0, NULL);
575 gpio_request(GPIO_FN_VIO1_FLD, NULL);
576 gpio_request(GPIO_FN_VIO1_HD, NULL);
577 gpio_request(GPIO_FN_VIO1_VD, NULL);
578 gpio_request(GPIO_FN_VIO1_CLK, NULL);
Magnus Damm84f75972009-07-01 04:55:35 +0000579 platform_resource_setup_memory(&ceu1_device, "ceu1", 4 << 20);
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000580
581 /* KEYSC */
582 gpio_request(GPIO_FN_KEYOUT5_IN5, NULL);
583 gpio_request(GPIO_FN_KEYOUT4_IN6, NULL);
584 gpio_request(GPIO_FN_KEYIN4, NULL);
585 gpio_request(GPIO_FN_KEYIN3, NULL);
586 gpio_request(GPIO_FN_KEYIN2, NULL);
587 gpio_request(GPIO_FN_KEYIN1, NULL);
588 gpio_request(GPIO_FN_KEYIN0, NULL);
589 gpio_request(GPIO_FN_KEYOUT3, NULL);
590 gpio_request(GPIO_FN_KEYOUT2, NULL);
591 gpio_request(GPIO_FN_KEYOUT1, NULL);
592 gpio_request(GPIO_FN_KEYOUT0, NULL);
593
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000594 /*
595 * enable SH-Eth
596 *
597 * please remove J33 pin from your board !!
598 *
599 * ms7724 board should not use GPIO_FN_LNKSTA pin
600 * So, This time PTX5 is set to input pin
601 */
602 gpio_request(GPIO_FN_RMII_RXD0, NULL);
603 gpio_request(GPIO_FN_RMII_RXD1, NULL);
604 gpio_request(GPIO_FN_RMII_TXD0, NULL);
605 gpio_request(GPIO_FN_RMII_TXD1, NULL);
606 gpio_request(GPIO_FN_RMII_REF_CLK, NULL);
607 gpio_request(GPIO_FN_RMII_TX_EN, NULL);
608 gpio_request(GPIO_FN_RMII_RX_ER, NULL);
609 gpio_request(GPIO_FN_RMII_CRS_DV, NULL);
610 gpio_request(GPIO_FN_MDIO, NULL);
611 gpio_request(GPIO_FN_MDC, NULL);
612 gpio_request(GPIO_PTX5, NULL);
613 gpio_direction_input(GPIO_PTX5);
614 sh_eth_init();
615
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000616 if (sw & SW41_B) {
Kuninori Morimoto4f324312009-08-03 04:52:03 +0000617 /* 720p */
618 lcdc_info.ch[0].lcd_cfg.xres = 1280;
619 lcdc_info.ch[0].lcd_cfg.yres = 720;
620 lcdc_info.ch[0].lcd_cfg.left_margin = 220;
621 lcdc_info.ch[0].lcd_cfg.right_margin = 110;
622 lcdc_info.ch[0].lcd_cfg.hsync_len = 40;
623 lcdc_info.ch[0].lcd_cfg.upper_margin = 20;
624 lcdc_info.ch[0].lcd_cfg.lower_margin = 5;
625 lcdc_info.ch[0].lcd_cfg.vsync_len = 5;
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000626 } else {
627 /* VGA */
628 lcdc_info.ch[0].lcd_cfg.xres = 640;
629 lcdc_info.ch[0].lcd_cfg.yres = 480;
630 lcdc_info.ch[0].lcd_cfg.left_margin = 105;
631 lcdc_info.ch[0].lcd_cfg.right_margin = 50;
632 lcdc_info.ch[0].lcd_cfg.hsync_len = 96;
633 lcdc_info.ch[0].lcd_cfg.upper_margin = 33;
634 lcdc_info.ch[0].lcd_cfg.lower_margin = 10;
635 lcdc_info.ch[0].lcd_cfg.vsync_len = 2;
636 }
637
638 if (sw & SW41_A) {
639 /* Digital monitor */
640 lcdc_info.ch[0].interface_type = RGB18;
641 lcdc_info.ch[0].flags = 0;
642 } else {
643 /* Analog monitor */
644 lcdc_info.ch[0].interface_type = RGB24;
645 lcdc_info.ch[0].flags = LCDC_FLAGS_DWPOL;
646 }
647
648 return platform_add_devices(ms7724se_devices,
Kuninori Morimotoa80cad92009-06-26 07:05:39 +0000649 ARRAY_SIZE(ms7724se_devices));
Kuninori Morimoto287c1292009-05-26 07:04:52 +0000650}
651device_initcall(devices_setup);
652
653static struct sh_machine_vector mv_ms7724se __initmv = {
654 .mv_name = "ms7724se",
655 .mv_init_irq = init_se7724_IRQ,
656 .mv_nr_irqs = SE7724_FPGA_IRQ_BASE + SE7724_FPGA_IRQ_NR,
657};