Gitiles
Code Review
Sign In
gerrit-public.fairphone.software
/
kernel
/
msm
/
2839e06c95d12ada034cf9b63da60334c7c6358b
/
arch
/
arm
/
mm
/
cache-l2x0.c
2839e06
ARM: 6795/1: l2x0: Errata fix for flush by Way operation can cause data corrupti
by Santosh Shilimkar
· 14 years ago
444457c
ARM: l2x0: Optimise the range based operations
by Santosh Shilimkar
· 14 years ago
5ba7037
ARM: l2x0: Determine the cache size
by Santosh Shilimkar
· 14 years ago
2fd8658
arm: Implement l2x0 cache disable functions
by Thomas Gleixner
· 14 years ago
9a6655e
ARM: Improve the L2 cache performance when PL310 is used
by Catalin Marinas
· 14 years ago
6775a55
ARM: 6272/1: Convert L2x0 to use the IO relaxed operations
by Catalin Marinas
· 14 years ago
4082cfa
ARM: 6210/1: Do not rely on reset defaults of L2X0_AUX_CTRL
by Sascha Hauer
· 14 years ago
ac1d426
Merge branch 'devel-stable' into devel
by Russell King
· 15 years ago
64039be
ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310
by Jason McMullan
· 15 years ago
23107c5
ARM: 5995/1: ARM: Add L2x0 outer_sync() support (3/4)
by Catalin Marinas
· 15 years ago
9e65582
ARM: 5919/1: ARM: L2 : Errata 588369: Clean & Invalidate do not invalidate clean lines
by Santosh Shilimkar
· 15 years ago
424d6b1
ARM: 5916/1: ARM: L2 : Add maintainace by line helper functions
by Santosh Shilimkar
· 15 years ago
bf32eb8
Merge branch 'pending-l2x0' into cache
by Russell King
· 15 years ago
3d10743
ARM: cache-l2x0: make better use of background cache handling
by Russell King
· 15 years ago
0eb948d
ARM: cache-l2x0: avoid taking spinlock for every iteration
by Russell King
· 15 years ago
48371cd
ARM: 5845/1: l2x0: check whether l2x0 already enabled
by Srinidhi Kasagar
· 15 years ago
fced80c
[ARM] Convert asm/io.h to linux/io.h
by Russell King
· 16 years ago
4f6627a
[ARM] 4568/1: fix l2x0 cache invalidate handling of unaligned addresses
by Rui Sousa
· 17 years ago
0762097
[ARM] 4500/1: Add locking around the background L2x0 cache operations
by Catalin Marinas
· 17 years ago
382266a
[ARM] 4135/1: Add support for the L210/L220 cache controllers
by Catalin Marinas
· 18 years ago