1. 8eda551 sh: New extended page flag to wire/unwire TLB entries by Matt Fleming · 15 years ago
  2. 8263a67 sh: Support for extended ASIDs on PTEAEX-capable SH-X3 cores. by Paul Mundt · 16 years ago
  3. f15cbe6 sh: migrate to arch/sh/include/ by Paul Mundt · 16 years ago[Renamed from include/asm-sh/cpu-sh4/mmu_context.h]
  4. d02b08f sh: Clean up places that make 29-bit physical assumptions. by Stuart Menefy · 17 years ago
  5. eddeeb3 sh: Invalidate the TLB after applying PMB mappings. by Stuart Menefy · 17 years ago
  6. d04a0f7 sh: Fix up extended mode TLB for SH-X2+ cores. by Paul Mundt · 17 years ago
  7. 091904a [PATCH] sh: Move TRA/EXPEVT/INTEVT definitions for reuse by Paul Mundt · 19 years ago
  8. 1da177e Linux-2.6.12-rc2 by Linus Torvalds · 20 years ago