Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1 | /* |
| 2 | * Copyright (C) 2012 The Android Open Source Project |
| 3 | * |
| 4 | * Licensed under the Apache License, Version 2.0 (the "License"); |
| 5 | * you may not use this file except in compliance with the License. |
| 6 | * You may obtain a copy of the License at |
| 7 | * |
| 8 | * http://www.apache.org/licenses/LICENSE-2.0 |
| 9 | * |
| 10 | * Unless required by applicable law or agreed to in writing, software |
| 11 | * distributed under the License is distributed on an "AS IS" BASIS, |
| 12 | * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
| 13 | * See the License for the specific language governing permissions and |
| 14 | * limitations under the License. |
| 15 | */ |
| 16 | |
| 17 | #include "disassembler_arm.h" |
| 18 | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 19 | #include <iostream> |
| 20 | |
Elliott Hughes | 07ed66b | 2012-12-12 18:34:25 -0800 | [diff] [blame] | 21 | #include "base/logging.h" |
Elliott Hughes | e222ee0 | 2012-12-13 14:41:43 -0800 | [diff] [blame] | 22 | #include "base/stringprintf.h" |
Elliott Hughes | 28fa76d | 2012-04-09 17:31:46 -0700 | [diff] [blame] | 23 | #include "thread.h" |
Elliott Hughes | 0f3c553 | 2012-03-30 14:51:51 -0700 | [diff] [blame] | 24 | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 25 | namespace art { |
| 26 | namespace arm { |
| 27 | |
| 28 | DisassemblerArm::DisassemblerArm() { |
| 29 | } |
| 30 | |
Ian Rogers | b23a772 | 2012-10-09 16:54:26 -0700 | [diff] [blame] | 31 | size_t DisassemblerArm::Dump(std::ostream& os, const uint8_t* begin) { |
| 32 | if ((reinterpret_cast<intptr_t>(begin) & 1) == 0) { |
| 33 | DumpArm(os, begin); |
| 34 | return 4; |
| 35 | } else { |
| 36 | // remove thumb specifier bits |
| 37 | begin = reinterpret_cast<const uint8_t*>(reinterpret_cast<uintptr_t>(begin) & ~1); |
| 38 | return DumpThumb16(os, begin); |
| 39 | } |
| 40 | } |
| 41 | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 42 | void DisassemblerArm::Dump(std::ostream& os, const uint8_t* begin, const uint8_t* end) { |
| 43 | if ((reinterpret_cast<intptr_t>(begin) & 1) == 0) { |
| 44 | for (const uint8_t* cur = begin; cur < end; cur += 4) { |
| 45 | DumpArm(os, cur); |
| 46 | } |
| 47 | } else { |
| 48 | // remove thumb specifier bits |
| 49 | begin = reinterpret_cast<const uint8_t*>(reinterpret_cast<uintptr_t>(begin) & ~1); |
| 50 | end = reinterpret_cast<const uint8_t*>(reinterpret_cast<uintptr_t>(end) & ~1); |
| 51 | for (const uint8_t* cur = begin; cur < end;) { |
| 52 | cur += DumpThumb16(os, cur); |
| 53 | } |
| 54 | } |
| 55 | } |
| 56 | |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 57 | static const char* kConditionCodeNames[] = { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 58 | "eq", // 0000 - equal |
| 59 | "ne", // 0001 - not-equal |
| 60 | "cs", // 0010 - carry-set, greater than, equal or unordered |
| 61 | "cc", // 0011 - carry-clear, less than |
| 62 | "mi", // 0100 - minus, negative |
| 63 | "pl", // 0101 - plus, positive or zero |
| 64 | "vs", // 0110 - overflow |
| 65 | "vc", // 0111 - no overflow |
| 66 | "hi", // 1000 - unsigned higher |
| 67 | "ls", // 1001 - unsigned lower or same |
| 68 | "ge", // 1010 - signed greater than or equal |
| 69 | "lt", // 1011 - signed less than |
| 70 | "gt", // 1100 - signed greater than |
| 71 | "le", // 1101 - signed less than or equal |
| 72 | "", // 1110 - always |
| 73 | "nv", // 1111 - never (mostly obsolete, but might be a clue that we're mistranslating) |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 74 | }; |
| 75 | |
| 76 | void DisassemblerArm::DumpCond(std::ostream& os, uint32_t cond) { |
| 77 | if (cond < 15) { |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 78 | os << kConditionCodeNames[cond]; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 79 | } else { |
| 80 | os << "Unexpected condition: " << cond; |
| 81 | } |
| 82 | } |
| 83 | |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 84 | void DisassemblerArm::DumpBranchTarget(std::ostream& os, const uint8_t* instr_ptr, int32_t imm32) { |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 85 | os << StringPrintf("%+d (%p)", imm32, instr_ptr + imm32); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 86 | } |
| 87 | |
| 88 | static uint32_t ReadU16(const uint8_t* ptr) { |
| 89 | return ptr[0] | (ptr[1] << 8); |
| 90 | } |
| 91 | |
| 92 | static uint32_t ReadU32(const uint8_t* ptr) { |
| 93 | return ptr[0] | (ptr[1] << 8) | (ptr[2] << 16) | (ptr[3] << 24); |
| 94 | } |
| 95 | |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 96 | static const char* kDataProcessingOperations[] = { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 97 | "and", "eor", "sub", "rsb", "add", "adc", "sbc", "rsc", |
| 98 | "tst", "teq", "cmp", "cmn", "orr", "mov", "bic", "mvn", |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 99 | }; |
| 100 | |
Ian Rogers | ad03ef5 | 2012-03-18 19:34:47 -0700 | [diff] [blame] | 101 | static const char* kThumbDataProcessingOperations[] = { |
| 102 | "and", "eor", "lsl", "lsr", "asr", "adc", "sbc", "ror", |
| 103 | "tst", "rsb", "cmp", "cmn", "orr", "mul", "bic", "mvn", |
| 104 | }; |
| 105 | |
Vladimir Marko | a8b4caf | 2013-10-24 15:08:57 +0100 | [diff] [blame^] | 106 | static const char* kThumbReverseOperations[] = { |
| 107 | "rev", "rev16", "rbit", "revsh" |
| 108 | }; |
| 109 | |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 110 | struct ArmRegister { |
Elliott Hughes | 7484741 | 2012-06-20 18:10:21 -0700 | [diff] [blame] | 111 | explicit ArmRegister(uint32_t r) : r(r) { CHECK_LE(r, 15U); } |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 112 | ArmRegister(uint32_t instruction, uint32_t at_bit) : r((instruction >> at_bit) & 0xf) { CHECK_LE(r, 15U); } |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 113 | uint32_t r; |
| 114 | }; |
| 115 | std::ostream& operator<<(std::ostream& os, const ArmRegister& r) { |
| 116 | if (r.r == 13) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 117 | os << "sp"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 118 | } else if (r.r == 14) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 119 | os << "lr"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 120 | } else if (r.r == 15) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 121 | os << "pc"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 122 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 123 | os << "r" << r.r; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 124 | } |
| 125 | return os; |
| 126 | } |
| 127 | |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 128 | struct ThumbRegister : ArmRegister { |
| 129 | ThumbRegister(uint16_t instruction, uint16_t at_bit) : ArmRegister((instruction >> at_bit) & 0x7) {} |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 130 | }; |
| 131 | |
| 132 | struct Rm { |
Elliott Hughes | 7484741 | 2012-06-20 18:10:21 -0700 | [diff] [blame] | 133 | explicit Rm(uint32_t instruction) : shift((instruction >> 4) & 0xff), rm(instruction & 0xf) {} |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 134 | uint32_t shift; |
| 135 | ArmRegister rm; |
| 136 | }; |
| 137 | std::ostream& operator<<(std::ostream& os, const Rm& r) { |
| 138 | os << r.rm; |
| 139 | if (r.shift != 0) { |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 140 | os << "-shift-" << r.shift; // TODO |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 141 | } |
| 142 | return os; |
| 143 | } |
| 144 | |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 145 | struct ShiftedImmediate { |
Elliott Hughes | 7484741 | 2012-06-20 18:10:21 -0700 | [diff] [blame] | 146 | explicit ShiftedImmediate(uint32_t instruction) { |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 147 | uint32_t rotate = ((instruction >> 8) & 0xf); |
| 148 | uint32_t imm = (instruction & 0xff); |
| 149 | value = (imm >> (2 * rotate)) | (imm << (32 - (2 * rotate))); |
| 150 | } |
| 151 | uint32_t value; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 152 | }; |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 153 | std::ostream& operator<<(std::ostream& os, const ShiftedImmediate& rhs) { |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 154 | os << "#" << rhs.value; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 155 | return os; |
| 156 | } |
| 157 | |
| 158 | struct RegisterList { |
Elliott Hughes | 7484741 | 2012-06-20 18:10:21 -0700 | [diff] [blame] | 159 | explicit RegisterList(uint32_t instruction) : register_list(instruction & 0xffff) {} |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 160 | uint32_t register_list; |
| 161 | }; |
| 162 | std::ostream& operator<<(std::ostream& os, const RegisterList& rhs) { |
| 163 | if (rhs.register_list == 0) { |
| 164 | os << "<no register list?>"; |
| 165 | return os; |
| 166 | } |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 167 | os << "{"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 168 | bool first = true; |
| 169 | for (size_t i = 0; i < 16; i++) { |
| 170 | if ((rhs.register_list & (1 << i)) != 0) { |
| 171 | if (first) { |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 172 | first = false; |
| 173 | } else { |
| 174 | os << ", "; |
| 175 | } |
| 176 | os << ArmRegister(i); |
| 177 | } |
| 178 | } |
| 179 | os << "}"; |
| 180 | return os; |
| 181 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 182 | |
| 183 | void DisassemblerArm::DumpArm(std::ostream& os, const uint8_t* instr_ptr) { |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 184 | uint32_t instruction = ReadU32(instr_ptr); |
| 185 | uint32_t cond = (instruction >> 28) & 0xf; |
| 186 | uint32_t op1 = (instruction >> 25) & 0x7; |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 187 | std::string opcode; |
| 188 | std::string suffixes; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 189 | std::ostringstream args; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 190 | switch (op1) { |
| 191 | case 0: |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 192 | case 1: // Data processing instructions. |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 193 | { |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 194 | if ((instruction & 0x0ff000f0) == 0x01200070) { // BKPT |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 195 | opcode = "bkpt"; |
| 196 | uint32_t imm12 = (instruction >> 8) & 0xfff; |
| 197 | uint32_t imm4 = (instruction & 0xf); |
| 198 | args << '#' << ((imm12 << 4) | imm4); |
| 199 | break; |
| 200 | } |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 201 | if ((instruction & 0x0fffffd0) == 0x012fff10) { // BX and BLX (register) |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 202 | opcode = (((instruction >> 5) & 1) ? "blx" : "bx"); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 203 | args << ArmRegister(instruction & 0xf); |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 204 | break; |
| 205 | } |
| 206 | bool i = (instruction & (1 << 25)) != 0; |
| 207 | bool s = (instruction & (1 << 20)) != 0; |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 208 | uint32_t op = (instruction >> 21) & 0xf; |
| 209 | opcode = kDataProcessingOperations[op]; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 210 | bool implicit_s = ((op & ~3) == 8); // TST, TEQ, CMP, and CMN. |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 211 | if (implicit_s) { |
| 212 | // Rd is unused (and not shown), and we don't show the 's' suffix either. |
| 213 | } else { |
| 214 | if (s) { |
| 215 | suffixes += 's'; |
| 216 | } |
| 217 | args << ArmRegister(instruction, 12) << ", "; |
| 218 | } |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 219 | if (i) { |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 220 | args << ArmRegister(instruction, 16) << ", " << ShiftedImmediate(instruction); |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 221 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 222 | args << Rm(instruction); |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 223 | } |
| 224 | } |
| 225 | break; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 226 | case 2: // Load/store word and unsigned byte. |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 227 | { |
| 228 | bool p = (instruction & (1 << 24)) != 0; |
| 229 | bool b = (instruction & (1 << 22)) != 0; |
| 230 | bool w = (instruction & (1 << 21)) != 0; |
| 231 | bool l = (instruction & (1 << 20)) != 0; |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 232 | opcode = StringPrintf("%s%s", (l ? "ldr" : "str"), (b ? "b" : "")); |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 233 | args << ArmRegister(instruction, 12) << ", "; |
| 234 | ArmRegister rn(instruction, 16); |
| 235 | if (rn.r == 0xf) { |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 236 | UNIMPLEMENTED(FATAL) << "literals"; |
| 237 | } else { |
| 238 | bool wback = !p || w; |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 239 | uint32_t offset = (instruction & 0xfff); |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 240 | if (p && !wback) { |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 241 | args << "[" << rn << ", #" << offset << "]"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 242 | } else if (p && wback) { |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 243 | args << "[" << rn << ", #" << offset << "]!"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 244 | } else if (!p && wback) { |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 245 | args << "[" << rn << "], #" << offset; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 246 | } else { |
| 247 | LOG(FATAL) << p << " " << w; |
| 248 | } |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 249 | if (rn.r == 9) { |
| 250 | args << " ; "; |
Elliott Hughes | 1ca9849 | 2012-04-12 17:21:02 -0700 | [diff] [blame] | 251 | Thread::DumpThreadOffset(args, offset, 4); |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 252 | } |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 253 | } |
| 254 | } |
| 255 | break; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 256 | case 4: // Load/store multiple. |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 257 | { |
| 258 | bool p = (instruction & (1 << 24)) != 0; |
| 259 | bool u = (instruction & (1 << 23)) != 0; |
| 260 | bool w = (instruction & (1 << 21)) != 0; |
| 261 | bool l = (instruction & (1 << 20)) != 0; |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 262 | opcode = StringPrintf("%s%c%c", (l ? "ldm" : "stm"), (u ? 'i' : 'd'), (p ? 'b' : 'a')); |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 263 | args << ArmRegister(instruction, 16) << (w ? "!" : "") << ", " << RegisterList(instruction); |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 264 | } |
| 265 | break; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 266 | case 5: // Branch/branch with link. |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 267 | { |
| 268 | bool bl = (instruction & (1 << 24)) != 0; |
| 269 | opcode = (bl ? "bl" : "b"); |
Elliott Hughes | d86261e | 2012-04-11 11:23:23 -0700 | [diff] [blame] | 270 | int32_t imm26 = (instruction & 0xffffff) << 2; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 271 | int32_t imm32 = (imm26 << 6) >> 6; // Sign extend. |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 272 | DumpBranchTarget(args, instr_ptr + 8, imm32); |
| 273 | } |
| 274 | break; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 275 | default: |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 276 | opcode = "???"; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 277 | break; |
| 278 | } |
Elliott Hughes | 3d71d07 | 2012-04-10 18:28:35 -0700 | [diff] [blame] | 279 | opcode += kConditionCodeNames[cond]; |
| 280 | opcode += suffixes; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 281 | // TODO: a more complete ARM disassembler could generate wider opcodes. |
Ian Rogers | 2bcb4a4 | 2012-11-08 10:39:18 -0800 | [diff] [blame] | 282 | os << StringPrintf("%p: %08x\t%-7s ", instr_ptr, instruction, opcode.c_str()) << args.str() << '\n'; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 283 | } |
| 284 | |
Ian Rogers | a9650dd | 2013-10-04 08:23:32 -0700 | [diff] [blame] | 285 | int32_t ThumbExpand(int32_t imm12) { |
| 286 | if ((imm12 & 0xC00) == 0) { |
| 287 | switch ((imm12 >> 8) & 3) { |
| 288 | case 0: |
| 289 | return imm12 & 0xFF; |
| 290 | case 1: |
| 291 | return ((imm12 & 0xFF) << 16) | (imm12 & 0xFF); |
| 292 | case 2: |
| 293 | return ((imm12 & 0xFF) << 24) | ((imm12 & 0xFF) << 8); |
| 294 | default: // 3 |
| 295 | return ((imm12 & 0xFF) << 24) | ((imm12 & 0xFF) << 16) | ((imm12 & 0xFF) << 8) | |
| 296 | (imm12 & 0xFF); |
| 297 | } |
| 298 | } else { |
| 299 | uint32_t val = 0x80 | (imm12 & 0x7F); |
| 300 | int32_t rotate = (imm12 >> 7) & 0x1F; |
| 301 | return (val >> rotate) | (val << (32 - rotate)); |
| 302 | } |
| 303 | } |
| 304 | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 305 | size_t DisassemblerArm::DumpThumb32(std::ostream& os, const uint8_t* instr_ptr) { |
| 306 | uint32_t instr = (ReadU16(instr_ptr) << 16) | ReadU16(instr_ptr + 2); |
| 307 | // |111|1 1|1000000|0000|1111110000000000| |
| 308 | // |5 3|2 1|0987654|3 0|5 0 5 0| |
| 309 | // |---|---|-------|----|----------------| |
| 310 | // |332|2 2|2222222|1111|1111110000000000| |
| 311 | // |1 9|8 7|6543210|9 6|5 0 5 0| |
| 312 | // |---|---|-------|----|----------------| |
| 313 | // |111|op1| op2 | | | |
| 314 | uint32_t op1 = (instr >> 27) & 3; |
Elliott Hughes | 7740579 | 2012-03-15 15:22:12 -0700 | [diff] [blame] | 315 | if (op1 == 0) { |
| 316 | return DumpThumb16(os, instr_ptr); |
| 317 | } |
| 318 | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 319 | uint32_t op2 = (instr >> 20) & 0x7F; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 320 | std::ostringstream opcode; |
| 321 | std::ostringstream args; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 322 | switch (op1) { |
| 323 | case 0: |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 324 | break; |
| 325 | case 1: |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 326 | if ((op2 & 0x64) == 0) { // 00x x0xx |
| 327 | // |111|11|10|00|0|00|0000|1111110000000000| |
| 328 | // |5 3|21|09|87|6|54|3 0|5 0 5 0| |
| 329 | // |---|--|--|--|-|--|----|----------------| |
| 330 | // |332|22|22|22|2|22|1111|1111110000000000| |
| 331 | // |1 9|87|65|43|2|10|9 6|5 0 5 0| |
| 332 | // |---|--|--|--|-|--|----|----------------| |
| 333 | // |111|01|00|op|0|WL| Rn | | |
| 334 | // |111|01| op2 | | | |
| 335 | // STM - 111 01 00-01-0-W0 nnnn rrrrrrrrrrrrrrrr |
| 336 | // LDM - 111 01 00-01-0-W1 nnnn rrrrrrrrrrrrrrrr |
| 337 | // PUSH- 111 01 00-01-0-10 1101 0M0rrrrrrrrrrrrr |
| 338 | // POP - 111 01 00-01-0-11 1101 PM0rrrrrrrrrrrrr |
| 339 | uint32_t op = (instr >> 23) & 3; |
| 340 | uint32_t W = (instr >> 21) & 1; |
| 341 | uint32_t L = (instr >> 20) & 1; |
| 342 | ArmRegister Rn(instr, 16); |
| 343 | if (op == 1 || op == 2) { |
| 344 | if (op == 1) { |
| 345 | if (L == 0) { |
| 346 | opcode << "stm"; |
| 347 | args << Rn << (W == 0 ? "" : "!") << ", "; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 348 | } else { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 349 | if (Rn.r != 13) { |
| 350 | opcode << "ldm"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 351 | args << Rn << (W == 0 ? "" : "!") << ", "; |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 352 | } else { |
| 353 | opcode << "pop"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 354 | } |
| 355 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 356 | } else { |
| 357 | if (L == 0) { |
| 358 | if (Rn.r != 13) { |
| 359 | opcode << "stmdb"; |
| 360 | args << Rn << (W == 0 ? "" : "!") << ", "; |
| 361 | } else { |
| 362 | opcode << "push"; |
| 363 | } |
| 364 | } else { |
| 365 | opcode << "ldmdb"; |
| 366 | args << Rn << (W == 0 ? "" : "!") << ", "; |
| 367 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 368 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 369 | args << RegisterList(instr); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 370 | } |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 371 | } else if ((op2 & 0x64) == 4) { // 00x x1xx |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 372 | uint32_t op3 = (instr >> 23) & 3; |
| 373 | uint32_t op4 = (instr >> 20) & 3; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 374 | // uint32_t op5 = (instr >> 4) & 0xF; |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 375 | ArmRegister Rn(instr, 16); |
| 376 | ArmRegister Rt(instr, 12); |
| 377 | uint32_t imm8 = instr & 0xFF; |
| 378 | if (op3 == 0 && op4 == 0) { // STREX |
| 379 | ArmRegister Rd(instr, 8); |
| 380 | opcode << "strex"; |
| 381 | args << Rd << ", " << Rt << ", [" << Rn << ", #" << (imm8 << 2) << "]"; |
| 382 | } else if (op3 == 0 && op4 == 1) { // LDREX |
| 383 | opcode << "ldrex"; |
| 384 | args << Rt << ", [" << Rn << ", #" << (imm8 << 2) << "]"; |
| 385 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 386 | } else if ((op2 & 0x60) == 0x20) { // 01x xxxx |
| 387 | // Data-processing (shifted register) |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 388 | // |111|1110|0000|0|0000|1111|1100|00|00|0000| |
| 389 | // |5 3|2109|8765|4|3 0|5 |10 8|7 |5 |3 0| |
| 390 | // |---|----|----|-|----|----|----|--|--|----| |
| 391 | // |332|2222|2222|2|1111|1111|1100|00|00|0000| |
| 392 | // |1 9|8765|4321|0|9 6|5 |10 8|7 |5 |3 0| |
| 393 | // |---|----|----|-|----|----|----|--|--|----| |
| 394 | // |111|0101| op3|S| Rn |imm3| Rd |i2|ty| Rm | |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 395 | uint32_t op3 = (instr >> 21) & 0xF; |
| 396 | uint32_t S = (instr >> 20) & 1; |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 397 | uint32_t imm3 = ((instr >> 12) & 0x7); |
| 398 | uint32_t imm2 = ((instr >> 6) & 0x3); |
| 399 | uint32_t imm5 = ((imm3 << 3) | imm2) & 0x1F; |
| 400 | uint32_t shift_type = ((instr >> 4) & 0x2); |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 401 | ArmRegister Rd(instr, 8); |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 402 | ArmRegister Rn(instr, 16); |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 403 | ArmRegister Rm(instr, 0); |
| 404 | switch (op3) { |
| 405 | case 0x0: |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 406 | if (Rd.r != 0xF) { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 407 | opcode << "and"; |
| 408 | } else { |
Brian Carlstrom | 4a999e2 | 2013-03-11 16:57:09 -0700 | [diff] [blame] | 409 | if (S != 1U) { |
| 410 | opcode << "UNKNOWN TST-" << S; |
| 411 | break; |
| 412 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 413 | opcode << "tst"; |
| 414 | S = 0; // don't print 's' |
| 415 | } |
| 416 | break; |
| 417 | case 0x1: opcode << "bic"; break; |
| 418 | case 0x2: |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 419 | if (Rn.r != 0xF) { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 420 | opcode << "orr"; |
| 421 | } else { |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 422 | // TODO: use canonical form if there is a shift (lsl, ...). |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 423 | opcode << "mov"; |
| 424 | } |
| 425 | break; |
| 426 | case 0x3: |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 427 | if (Rn.r != 0xF) { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 428 | opcode << "orn"; |
| 429 | } else { |
| 430 | opcode << "mvn"; |
| 431 | } |
| 432 | break; |
| 433 | case 0x4: |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 434 | if (Rd.r != 0xF) { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 435 | opcode << "eor"; |
| 436 | } else { |
Brian Carlstrom | 4a999e2 | 2013-03-11 16:57:09 -0700 | [diff] [blame] | 437 | if (S != 1U) { |
| 438 | opcode << "UNKNOWN TEQ-" << S; |
| 439 | break; |
| 440 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 441 | opcode << "teq"; |
| 442 | S = 0; // don't print 's' |
| 443 | } |
| 444 | break; |
| 445 | case 0x6: opcode << "pkh"; break; |
| 446 | case 0x8: |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 447 | if (Rd.r != 0xF) { |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 448 | opcode << "add"; |
| 449 | } else { |
Brian Carlstrom | 4a999e2 | 2013-03-11 16:57:09 -0700 | [diff] [blame] | 450 | if (S != 1U) { |
| 451 | opcode << "UNKNOWN CMN-" << S; |
| 452 | break; |
| 453 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 454 | opcode << "cmn"; |
| 455 | S = 0; // don't print 's' |
| 456 | } |
| 457 | break; |
| 458 | case 0xA: opcode << "adc"; break; |
| 459 | case 0xB: opcode << "sbc"; break; |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 460 | case 0xD: |
| 461 | if (Rd.r != 0xF) { |
| 462 | opcode << "sub"; |
| 463 | } else { |
Brian Carlstrom | 4a999e2 | 2013-03-11 16:57:09 -0700 | [diff] [blame] | 464 | if (S != 1U) { |
| 465 | opcode << "UNKNOWN CMP-" << S; |
| 466 | break; |
| 467 | } |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 468 | opcode << "cmp"; |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 469 | S = 0; // don't print 's' |
| 470 | } |
| 471 | break; |
| 472 | case 0xE: opcode << "rsb"; break; |
| 473 | default: opcode << "UNKNOWN DPSR-" << op3; break; |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 474 | } |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 475 | |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 476 | if (S == 1) { |
| 477 | opcode << "s"; |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 478 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 479 | opcode << ".w"; |
Sebastien Hertz | d9e63c0 | 2013-02-22 15:19:55 +0100 | [diff] [blame] | 480 | |
| 481 | if (Rd.r != 0xF) { |
| 482 | args << Rd << ", "; |
| 483 | } |
| 484 | if (Rn.r != 0xF) { |
| 485 | args << Rn << ", "; |
| 486 | } |
| 487 | args << Rm; |
| 488 | |
| 489 | // Shift operand. |
| 490 | bool noShift = (imm5 == 0 && shift_type != 0x3); |
| 491 | if (!noShift) { |
| 492 | args << ", "; |
| 493 | switch (shift_type) { |
| 494 | case 0x0: args << "lsl"; break; |
| 495 | case 0x1: args << "lsr"; break; |
| 496 | case 0x2: args << "asr"; break; |
| 497 | case 0x3: |
| 498 | if (imm5 == 0) { |
| 499 | args << "rrx"; |
| 500 | } else { |
| 501 | args << "ror"; |
| 502 | } |
| 503 | break; |
| 504 | } |
| 505 | if (shift_type != 0x3 /* rrx */) { |
| 506 | args << StringPrintf(" #%d", imm5); |
| 507 | } |
| 508 | } |
| 509 | |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 510 | } else if ((op2 & 0x40) == 0x40) { // 1xx xxxx |
| 511 | // Co-processor instructions |
| 512 | // |111|1|11|000000|0000|1111|1100|000|0 |0000| |
| 513 | // |5 3|2|10|987654|3 0|54 2|10 8|7 5|4 | 0| |
| 514 | // |---|-|--|------|----|----|----|---|---|----| |
| 515 | // |332|2|22|222222|1111|1111|1100|000|0 |0000| |
| 516 | // |1 9|8|76|543210|9 6|54 2|10 8|7 5|4 | 0| |
| 517 | // |---|-|--|------|----|----|----|---|---|----| |
| 518 | // |111| |11| op3 | Rn | |copr| |op4| | |
| 519 | uint32_t op3 = (instr >> 20) & 0x3F; |
| 520 | uint32_t coproc = (instr >> 8) & 0xF; |
| 521 | uint32_t op4 = (instr >> 4) & 0x1; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 522 | if ((op3 == 2 || op3 == 2 || op3 == 6 || op3 == 7) || // 00x1x |
| 523 | (op3 >= 8 && op3 <= 15) || (op3 >= 16 && op3 <= 31)) { // 001xxx, 01xxxx |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 524 | // Extension register load/store instructions |
| 525 | // |111|1|110|00000|0000|1111|110|000000000| |
| 526 | // |5 3|2|109|87654|3 0|54 2|10 |87 54 0| |
| 527 | // |---|-|---|-----|----|----|---|---------| |
| 528 | // |332|2|222|22222|1111|1111|110|000000000| |
| 529 | // |1 9|8|765|43210|9 6|54 2|10 |87 54 0| |
| 530 | // |---|-|---|-----|----|----|---|---------| |
| 531 | // |111|T|110| op3 | Rn | |101| | |
| 532 | // 111 0 110 01001 0011 0000 101 000000011 - ec930a03 |
| 533 | if (op3 == 9 || op3 == 0xD) { // VLDM |
| 534 | // 1110 110 PUDW1 nnnn dddd 101S iiii iiii |
| 535 | uint32_t P = (instr >> 24) & 1; |
| 536 | uint32_t U = (instr >> 23) & 1; |
| 537 | uint32_t D = (instr >> 22) & 1; |
| 538 | uint32_t W = (instr >> 21) & 1; |
| 539 | uint32_t S = (instr >> 8) & 1; |
| 540 | ArmRegister Rn(instr, 16); |
| 541 | uint32_t Vd = (instr >> 12) & 0xF; |
| 542 | uint32_t imm8 = instr & 0xFF; |
| 543 | uint32_t d = (S == 0 ? ((Vd << 1) | D) : (Vd | (D << 4))); |
| 544 | if (P == 0 && U == 0 && W == 0) { |
| 545 | // TODO: 64bit transfers between ARM core and extension registers. |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 546 | } else if (P == 0 && U == 1 && Rn.r == 13) { // VPOP |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 547 | opcode << "vpop" << (S == 0 ? ".f64" : ".f32"); |
| 548 | args << d << " .. " << (d + imm8); |
| 549 | } else if (P == 1 && W == 0) { // VLDR |
| 550 | opcode << "vldr" << (S == 0 ? ".f64" : ".f32"); |
| 551 | args << d << ", [" << Rn << ", #" << imm8 << "]"; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 552 | } else { // VLDM |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 553 | opcode << "vldm" << (S == 0 ? ".f64" : ".f32"); |
| 554 | args << Rn << ", " << d << " .. " << (d + imm8); |
| 555 | } |
| 556 | } |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 557 | } else if ((op3 & 0x30) == 0x20 && op4 == 0) { // 10 xxxx ... 0 |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 558 | if ((coproc & 0xE) == 0xA) { |
| 559 | // VFP data-processing instructions |
| 560 | // |111|1|1100|0000|0000|1111|110|0|00 |0|0|0000| |
| 561 | // |5 3|2|1098|7654|3 0|54 2|10 |8|76 |5|4|3 0| |
| 562 | // |---|-|----|----|----|----|---|-|----|-|-|----| |
| 563 | // |332|2|2222|2222|1111|1111|110|0|00 |0|0|0000| |
| 564 | // |1 9|8|7654|3210|9 6|54 2|109|8|76 |5|4|3 0| |
| 565 | // |---|-|----|----|----|----|---|-|----|-|-|----| |
| 566 | // |111|T|1110|opc1|opc2| |101| |opc3| | | | |
| 567 | // 111 0 1110|1111 0100 1110 101 0 01 1 0 1001 - eef4ea69 |
| 568 | uint32_t opc1 = (instr >> 20) & 0xF; |
| 569 | uint32_t opc2 = (instr >> 16) & 0xF; |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 570 | uint32_t opc3 = (instr >> 6) & 0x3; |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 571 | if ((opc1 & 0xB) == 0xB) { // 1x11 |
| 572 | // Other VFP data-processing instructions. |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 573 | uint32_t D = (instr >> 22) & 0x1; |
| 574 | uint32_t Vd = (instr >> 12) & 0xF; |
| 575 | uint32_t sz = (instr >> 8) & 1; |
| 576 | uint32_t M = (instr >> 5) & 1; |
| 577 | uint32_t Vm = instr & 0xF; |
| 578 | bool dp_operation = sz == 1; |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 579 | switch (opc2) { |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 580 | case 0x1: // Vneg/Vsqrt |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 581 | // 1110 11101 D 11 0001 dddd 101s o1M0 mmmm |
| 582 | opcode << (opc3 == 1 ? "vneg" : "vsqrt") << (dp_operation ? ".f64" : ".f32"); |
| 583 | if (dp_operation) { |
| 584 | args << "f" << ((D << 4) | Vd) << ", " << "f" << ((M << 4) | Vm); |
| 585 | } else { |
| 586 | args << "f" << ((Vd << 1) | D) << ", " << "f" << ((Vm << 1) | M); |
| 587 | } |
| 588 | break; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 589 | case 0x4: case 0x5: { // Vector compare |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 590 | // 1110 11101 D 11 0100 dddd 101 sE1M0 mmmm |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 591 | opcode << (opc3 == 1 ? "vcmp" : "vcmpe") << (dp_operation ? ".f64" : ".f32"); |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 592 | if (dp_operation) { |
| 593 | args << "f" << ((D << 4) | Vd) << ", " << "f" << ((M << 4) | Vm); |
| 594 | } else { |
| 595 | args << "f" << ((Vd << 1) | D) << ", " << "f" << ((Vm << 1) | M); |
| 596 | } |
| 597 | break; |
| 598 | } |
| 599 | } |
| 600 | } |
| 601 | } |
Ian Rogers | 0183dd7 | 2012-09-17 23:06:51 -0700 | [diff] [blame] | 602 | } else if ((op3 & 0x30) == 0x30) { // 11 xxxx |
| 603 | // Advanced SIMD |
| 604 | if ((instr & 0xFFBF0ED0) == 0xeeb10ac0) { // Vsqrt |
| 605 | // 1110 11101 D 11 0001 dddd 101S 11M0 mmmm |
| 606 | // 1110 11101 0 11 0001 1101 1011 1100 1000 - eeb1dbc8 |
| 607 | uint32_t D = (instr >> 22) & 1; |
| 608 | uint32_t Vd = (instr >> 12) & 0xF; |
| 609 | uint32_t sz = (instr >> 8) & 1; |
| 610 | uint32_t M = (instr >> 5) & 1; |
| 611 | uint32_t Vm = instr & 0xF; |
| 612 | bool dp_operation = sz == 1; |
| 613 | opcode << "vsqrt" << (dp_operation ? ".f64" : ".f32"); |
| 614 | if (dp_operation) { |
| 615 | args << "f" << ((D << 4) | Vd) << ", " << "f" << ((M << 4) | Vm); |
| 616 | } else { |
| 617 | args << "f" << ((Vd << 1) | D) << ", " << "f" << ((Vm << 1) | M); |
| 618 | } |
| 619 | } |
Ian Rogers | c7fe4e0 | 2012-03-29 21:36:21 -0700 | [diff] [blame] | 620 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 621 | } |
| 622 | break; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 623 | case 2: |
| 624 | if ((instr & 0x8000) == 0 && (op2 & 0x20) == 0) { |
| 625 | // Data-processing (modified immediate) |
| 626 | // |111|11|10|0000|0|0000|1|111|1100|00000000| |
| 627 | // |5 3|21|09|8765|4|3 0|5|4 2|10 8|7 5 0| |
| 628 | // |---|--|--|----|-|----|-|---|----|--------| |
| 629 | // |332|22|22|2222|2|1111|1|111|1100|00000000| |
| 630 | // |1 9|87|65|4321|0|9 6|5|4 2|10 8|7 5 0| |
| 631 | // |---|--|--|----|-|----|-|---|----|--------| |
| 632 | // |111|10|i0| op3|S| Rn |0|iii| Rd |iiiiiiii| |
| 633 | // 111 10 x0 xxxx x xxxx opxxx xxxx xxxxxxxx |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 634 | uint32_t i = (instr >> 26) & 1; |
| 635 | uint32_t op3 = (instr >> 21) & 0xF; |
| 636 | uint32_t S = (instr >> 20) & 1; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 637 | ArmRegister Rn(instr, 16); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 638 | uint32_t imm3 = (instr >> 12) & 7; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 639 | ArmRegister Rd(instr, 8); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 640 | uint32_t imm8 = instr & 0xFF; |
Jeff Hao | 7cb0f9c | 2013-02-04 16:15:27 -0800 | [diff] [blame] | 641 | int32_t imm32 = (i << 11) | (imm3 << 8) | imm8; |
| 642 | if (Rn.r == 0xF && (op3 == 0x2 || op3 == 0x3)) { |
| 643 | if (op3 == 0x2) { |
| 644 | opcode << "mov"; |
| 645 | if (S == 1) { |
| 646 | opcode << "s"; |
| 647 | } |
| 648 | opcode << ".w"; |
| 649 | } else { |
| 650 | opcode << "mvn"; |
| 651 | if (S == 1) { |
| 652 | opcode << "s"; |
| 653 | } |
| 654 | } |
Ian Rogers | a9650dd | 2013-10-04 08:23:32 -0700 | [diff] [blame] | 655 | args << Rd << ", #" << ThumbExpand(imm32); |
Jeff Hao | 7cb0f9c | 2013-02-04 16:15:27 -0800 | [diff] [blame] | 656 | } else if (Rd.r == 0xF && S == 1 && |
| 657 | (op3 == 0x0 || op3 == 0x4 || op3 == 0x8 || op3 == 0xD)) { |
| 658 | if (op3 == 0x0) { |
| 659 | opcode << "tst"; |
| 660 | } else if (op3 == 0x4) { |
| 661 | opcode << "teq"; |
| 662 | } else if (op3 == 0x8) { |
| 663 | opcode << "cmw"; |
| 664 | } else { |
| 665 | opcode << "cmp.w"; |
| 666 | } |
Ian Rogers | a9650dd | 2013-10-04 08:23:32 -0700 | [diff] [blame] | 667 | args << Rn << ", #" << ThumbExpand(imm32); |
Jeff Hao | 7cb0f9c | 2013-02-04 16:15:27 -0800 | [diff] [blame] | 668 | } else { |
| 669 | switch (op3) { |
| 670 | case 0x0: opcode << "and"; break; |
| 671 | case 0x1: opcode << "bic"; break; |
| 672 | case 0x2: opcode << "orr"; break; |
| 673 | case 0x3: opcode << "orn"; break; |
| 674 | case 0x4: opcode << "eor"; break; |
| 675 | case 0x8: opcode << "add"; break; |
| 676 | case 0xA: opcode << "adc"; break; |
| 677 | case 0xB: opcode << "sbc"; break; |
| 678 | case 0xD: opcode << "sub"; break; |
| 679 | case 0xE: opcode << "rsb"; break; |
| 680 | default: opcode << "UNKNOWN DPMI-" << op3; break; |
| 681 | } |
| 682 | if (S == 1) { |
| 683 | opcode << "s"; |
| 684 | } |
Ian Rogers | a9650dd | 2013-10-04 08:23:32 -0700 | [diff] [blame] | 685 | args << Rd << ", " << Rn << ", #" << ThumbExpand(imm32); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 686 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 687 | } else if ((instr & 0x8000) == 0 && (op2 & 0x20) != 0) { |
| 688 | // Data-processing (plain binary immediate) |
| 689 | // |111|11|10|00000|0000|1|111110000000000| |
| 690 | // |5 3|21|09|87654|3 0|5|4 0 5 0| |
| 691 | // |---|--|--|-----|----|-|---------------| |
| 692 | // |332|22|22|22222|1111|1|111110000000000| |
| 693 | // |1 9|87|65|43210|9 6|5|4 0 5 0| |
| 694 | // |---|--|--|-----|----|-|---------------| |
| 695 | // |111|10|x1| op3 | Rn |0|xxxxxxxxxxxxxxx| |
| 696 | uint32_t op3 = (instr >> 20) & 0x1F; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 697 | switch (op3) { |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 698 | case 0x00: case 0x0A: { |
| 699 | // ADD/SUB.W Rd, Rn #imm12 - 111 10 i1 0101 0 nnnn 0 iii dddd iiiiiiii |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 700 | ArmRegister Rd(instr, 8); |
| 701 | ArmRegister Rn(instr, 16); |
| 702 | uint32_t i = (instr >> 26) & 1; |
| 703 | uint32_t imm3 = (instr >> 12) & 0x7; |
| 704 | uint32_t imm8 = instr & 0xFF; |
| 705 | uint32_t imm12 = (i << 11) | (imm3 << 8) | imm8; |
| 706 | if (Rn.r != 0xF) { |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 707 | opcode << (op3 == 0 ? "addw" : "subw"); |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 708 | args << Rd << ", " << Rn << ", #" << imm12; |
| 709 | } else { |
| 710 | opcode << "adr"; |
| 711 | args << Rd << ", "; |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 712 | DumpBranchTarget(args, instr_ptr + 4, (op3 == 0) ? imm12 : -imm12); |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 713 | } |
| 714 | break; |
| 715 | } |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 716 | case 0x04: case 0x0C: { |
| 717 | // MOVW/T Rd, #imm16 - 111 10 i0 0010 0 iiii 0 iii dddd iiiiiiii |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 718 | ArmRegister Rd(instr, 8); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 719 | uint32_t i = (instr >> 26) & 1; |
| 720 | uint32_t imm3 = (instr >> 12) & 0x7; |
| 721 | uint32_t imm8 = instr & 0xFF; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 722 | uint32_t Rn = (instr >> 16) & 0xF; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 723 | uint32_t imm16 = (Rn << 12) | (i << 11) | (imm3 << 8) | imm8; |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 724 | opcode << (op3 == 0x04 ? "movw" : "movt"); |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 725 | args << Rd << ", #" << imm16; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 726 | break; |
| 727 | } |
jeffhao | eae2691 | 2013-01-28 16:29:54 -0800 | [diff] [blame] | 728 | case 0x16: { |
| 729 | // BFI Rd, Rn, #lsb, #width - 111 10 0 11 011 0 nnnn 0 iii dddd ii 0 iiiii |
| 730 | ArmRegister Rd(instr, 8); |
| 731 | ArmRegister Rn(instr, 16); |
| 732 | uint32_t msb = instr & 0x1F; |
| 733 | uint32_t imm2 = (instr >> 6) & 0x3; |
| 734 | uint32_t imm3 = (instr >> 12) & 0x7; |
| 735 | uint32_t lsb = (imm3 << 2) | imm2; |
| 736 | uint32_t width = msb - lsb + 1; |
| 737 | if (Rn.r != 0xF) { |
| 738 | opcode << "bfi"; |
| 739 | args << Rd << ", " << Rn << ", #" << lsb << ", #" << width; |
| 740 | } else { |
| 741 | opcode << "bfc"; |
| 742 | args << Rd << ", #" << lsb << ", #" << width; |
| 743 | } |
| 744 | break; |
| 745 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 746 | default: |
| 747 | break; |
| 748 | } |
| 749 | } else { |
| 750 | // Branches and miscellaneous control |
| 751 | // |111|11|1000000|0000|1|111|1100|00000000| |
| 752 | // |5 3|21|0987654|3 0|5|4 2|10 8|7 5 0| |
| 753 | // |---|--|-------|----|-|---|----|--------| |
| 754 | // |332|22|2222222|1111|1|111|1100|00000000| |
| 755 | // |1 9|87|6543210|9 6|5|4 2|10 8|7 5 0| |
| 756 | // |---|--|-------|----|-|---|----|--------| |
| 757 | // |111|10| op2 | |1|op3|op4 | | |
| 758 | |
| 759 | uint32_t op3 = (instr >> 12) & 7; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 760 | // uint32_t op4 = (instr >> 8) & 0xF; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 761 | switch (op3) { |
| 762 | case 0: |
| 763 | if ((op2 & 0x38) != 0x38) { |
| 764 | // Conditional branch |
| 765 | // |111|11|1|0000|000000|1|1|1 |1|1 |10000000000| |
| 766 | // |5 3|21|0|9876|543 0|5|4|3 |2|1 |0 5 0| |
| 767 | // |---|--|-|----|------|-|-|--|-|--|-----------| |
| 768 | // |332|22|2|2222|221111|1|1|1 |1|1 |10000000000| |
| 769 | // |1 9|87|6|5432|109 6|5|4|3 |2|1 |0 5 0| |
| 770 | // |---|--|-|----|------|-|-|--|-|--|-----------| |
| 771 | // |111|10|S|cond| imm6 |1|0|J1|0|J2| imm11 | |
| 772 | uint32_t S = (instr >> 26) & 1; |
| 773 | uint32_t J2 = (instr >> 11) & 1; |
| 774 | uint32_t J1 = (instr >> 13) & 1; |
| 775 | uint32_t imm6 = (instr >> 16) & 0x3F; |
| 776 | uint32_t imm11 = instr & 0x7FF; |
| 777 | uint32_t cond = (instr >> 22) & 0xF; |
| 778 | int32_t imm32 = (S << 20) | (J2 << 19) | (J1 << 18) | (imm6 << 12) | (imm11 << 1); |
| 779 | imm32 = (imm32 << 11) >> 11; // sign extend 21bit immediate |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 780 | opcode << "b"; |
| 781 | DumpCond(opcode, cond); |
| 782 | opcode << ".w"; |
| 783 | DumpBranchTarget(args, instr_ptr + 4, imm32); |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 784 | } else if (op2 == 0x3B) { |
| 785 | // Miscellaneous control instructions |
| 786 | uint32_t op5 = (instr >> 4) & 0xF; |
| 787 | switch (op5) { |
| 788 | case 4: opcode << "dsb"; break; |
| 789 | case 5: opcode << "dmb"; break; |
| 790 | case 6: opcode << "isb"; break; |
| 791 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 792 | } |
| 793 | break; |
| 794 | case 2: |
Ian Rogers | d0876a9 | 2013-02-08 11:30:38 -0800 | [diff] [blame] | 795 | if ((op2 & 0x38) == 0x38) { |
| 796 | if (op2 == 0x7F) { |
| 797 | opcode << "udf"; |
| 798 | } |
| 799 | break; |
| 800 | } |
| 801 | // Else deliberate fall-through to B. |
| 802 | case 1: case 3: { |
| 803 | // B |
| 804 | // |111|11|1|0000|000000|11|1 |1|1 |10000000000| |
| 805 | // |5 3|21|0|9876|543 0|54|3 |2|1 |0 5 0| |
| 806 | // |---|--|-|----|------|--|--|-|--|-----------| |
| 807 | // |332|22|2|2222|221111|11|1 |1|1 |10000000000| |
| 808 | // |1 9|87|6|5 2|10 6|54|3 |2|1 |0 5 0| |
| 809 | // |---|--|-|----|------|--|--|-|--|-----------| |
| 810 | // |111|10|S|cond| imm6 |10|J1|0|J2| imm11 | |
| 811 | // |111|10|S| imm10 |10|J1|1|J2| imm11 | |
| 812 | uint32_t S = (instr >> 26) & 1; |
| 813 | uint32_t cond = (instr >> 22) & 0xF; |
| 814 | uint32_t J2 = (instr >> 11) & 1; |
| 815 | uint32_t form = (instr >> 12) & 1; |
| 816 | uint32_t J1 = (instr >> 13) & 1; |
| 817 | uint32_t imm10 = (instr >> 16) & 0x3FF; |
| 818 | uint32_t imm6 = (instr >> 16) & 0x3F; |
| 819 | uint32_t imm11 = instr & 0x7FF; |
| 820 | opcode << "b"; |
| 821 | int32_t imm32; |
| 822 | if (form == 0) { |
| 823 | DumpCond(opcode, cond); |
| 824 | imm32 = (S << 20) | (J2 << 19) | (J1 << 18) | (imm6 << 12) | (imm11 << 1); |
| 825 | imm32 = (imm32 << 11) >> 11; // sign extend 21 bit immediate. |
| 826 | } else { |
| 827 | uint32_t I1 = ~(J1 ^ S); |
| 828 | uint32_t I2 = ~(J2 ^ S); |
| 829 | imm32 = (S << 24) | (I1 << 23) | (I2 << 22) | (imm10 << 12) | (imm11 << 1); |
| 830 | imm32 = (imm32 << 8) >> 8; // sign extend 24 bit immediate. |
| 831 | } |
| 832 | opcode << ".w"; |
| 833 | DumpBranchTarget(args, instr_ptr + 4, imm32); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 834 | break; |
Ian Rogers | d0876a9 | 2013-02-08 11:30:38 -0800 | [diff] [blame] | 835 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 836 | case 4: case 6: case 5: case 7: { |
| 837 | // BL, BLX (immediate) |
| 838 | // |111|11|1|0000000000|11|1 |1|1 |10000000000| |
| 839 | // |5 3|21|0|9876543 0|54|3 |2|1 |0 5 0| |
| 840 | // |---|--|-|----------|--|--|-|--|-----------| |
| 841 | // |332|22|2|2222221111|11|1 |1|1 |10000000000| |
| 842 | // |1 9|87|6|5 0 6|54|3 |2|1 |0 5 0| |
| 843 | // |---|--|-|----------|--|--|-|--|-----------| |
| 844 | // |111|10|S| imm10 |11|J1|L|J2| imm11 | |
| 845 | uint32_t S = (instr >> 26) & 1; |
| 846 | uint32_t J2 = (instr >> 11) & 1; |
| 847 | uint32_t L = (instr >> 12) & 1; |
| 848 | uint32_t J1 = (instr >> 13) & 1; |
| 849 | uint32_t imm10 = (instr >> 16) & 0x3FF; |
| 850 | uint32_t imm11 = instr & 0x7FF; |
| 851 | if (L == 0) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 852 | opcode << "bx"; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 853 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 854 | opcode << "blx"; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 855 | } |
| 856 | uint32_t I1 = ~(J1 ^ S); |
| 857 | uint32_t I2 = ~(J2 ^ S); |
| 858 | int32_t imm32 = (S << 24) | (I1 << 23) | (I2 << 22) | (imm10 << 12) | (imm11 << 1); |
| 859 | imm32 = (imm32 << 8) >> 8; // sign extend 24 bit immediate. |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 860 | DumpBranchTarget(args, instr_ptr + 4, imm32); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 861 | break; |
| 862 | } |
| 863 | } |
| 864 | } |
| 865 | break; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 866 | case 3: |
| 867 | switch (op2) { |
| 868 | case 0x00: case 0x02: case 0x04: case 0x06: // 000xxx0 |
| 869 | case 0x08: case 0x0A: case 0x0C: case 0x0E: { |
| 870 | // Store single data item |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 871 | // |111|11|100|000|0|0000|1111|110000|000000| |
| 872 | // |5 3|21|098|765|4|3 0|5 2|10 6|5 0| |
| 873 | // |---|--|---|---|-|----|----|------|------| |
| 874 | // |332|22|222|222|2|1111|1111|110000|000000| |
| 875 | // |1 9|87|654|321|0|9 6|5 2|10 6|5 0| |
| 876 | // |---|--|---|---|-|----|----|------|------| |
| 877 | // |111|11|000|op3|0| | | op4 | | |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 878 | uint32_t op3 = (instr >> 21) & 7; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 879 | // uint32_t op4 = (instr >> 6) & 0x3F; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 880 | switch (op3) { |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 881 | case 0x0: case 0x4: { |
| 882 | // STRB Rt,[Rn,#+/-imm8] - 111 11 00 0 0 00 0 nnnn tttt 1 PUWii ii iiii |
| 883 | // STRB Rt,[Rn,Rm,lsl #imm2] - 111 11 00 0 0 00 0 nnnn tttt 0 00000 ii mmmm |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 884 | ArmRegister Rn(instr, 16); |
| 885 | ArmRegister Rt(instr, 12); |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 886 | opcode << "strb"; |
| 887 | if ((instr & 0x800) != 0) { |
| 888 | uint32_t imm8 = instr & 0xFF; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 889 | args << Rt << ", [" << Rn << ",#" << imm8 << "]"; |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 890 | } else { |
| 891 | uint32_t imm2 = (instr >> 4) & 3; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 892 | ArmRegister Rm(instr, 0); |
| 893 | args << Rt << ", [" << Rn << ", " << Rm; |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 894 | if (imm2 != 0) { |
| 895 | args << ", " << "lsl #" << imm2; |
| 896 | } |
| 897 | args << "]"; |
| 898 | } |
| 899 | break; |
| 900 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 901 | case 0x2: case 0x6: { |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 902 | ArmRegister Rn(instr, 16); |
| 903 | ArmRegister Rt(instr, 12); |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 904 | if (op3 == 2) { |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 905 | if ((instr & 0x800) != 0) { |
| 906 | // STR Rt, [Rn, #imm8] - 111 11 000 010 0 nnnn tttt 1PUWiiiiiiii |
| 907 | uint32_t P = (instr >> 10) & 1; |
| 908 | uint32_t U = (instr >> 9) & 1; |
| 909 | uint32_t W = (instr >> 8) & 1; |
| 910 | uint32_t imm8 = instr & 0xFF; |
| 911 | int32_t imm32 = (imm8 << 24) >> 24; // sign-extend imm8 |
| 912 | if (Rn.r == 13 && P == 1 && U == 0 && W == 1 && imm32 == 4) { |
| 913 | opcode << "push"; |
| 914 | args << Rt; |
| 915 | } else if (Rn.r == 15 || (P == 0 && W == 0)) { |
| 916 | opcode << "UNDEFINED"; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 917 | } else { |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 918 | if (P == 1 && U == 1 && W == 0) { |
| 919 | opcode << "strt"; |
| 920 | } else { |
| 921 | opcode << "str"; |
| 922 | } |
| 923 | args << Rt << ", [" << Rn; |
| 924 | if (P == 0 && W == 1) { |
| 925 | args << "], #" << imm32; |
| 926 | } else { |
| 927 | args << ", #" << imm32 << "]"; |
| 928 | if (W == 1) { |
| 929 | args << "!"; |
| 930 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 931 | } |
| 932 | } |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 933 | } else { |
| 934 | // STR Rt, [Rn, Rm, LSL #imm2] - 111 11 000 010 0 nnnn tttt 000000iimmmm |
| 935 | ArmRegister Rn(instr, 16); |
| 936 | ArmRegister Rt(instr, 12); |
| 937 | ArmRegister Rm(instr, 0); |
| 938 | uint32_t imm2 = (instr >> 4) & 3; |
| 939 | opcode << "str.w"; |
| 940 | args << Rt << ", [" << Rn << ", " << Rm; |
| 941 | if (imm2 != 0) { |
| 942 | args << ", lsl #" << imm2; |
| 943 | } |
| 944 | args << "]"; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 945 | } |
| 946 | } else if (op3 == 6) { |
Ian Rogers | 66a3fca | 2012-04-09 19:51:34 -0700 | [diff] [blame] | 947 | // STR.W Rt, [Rn, #imm12] - 111 11 000 110 0 nnnn tttt iiiiiiiiiiii |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 948 | uint32_t imm12 = instr & 0xFFF; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 949 | opcode << "str.w"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 950 | args << Rt << ", [" << Rn << ", #" << imm12 << "]"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 951 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 952 | break; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 953 | } |
| 954 | } |
| 955 | |
| 956 | break; |
| 957 | } |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 958 | case 0x03: case 0x0B: case 0x13: case 0x1B: { // 00xx011 |
jeffhao | eae2691 | 2013-01-28 16:29:54 -0800 | [diff] [blame] | 959 | // Load halfword |
| 960 | // |111|11|10|0 0|00|0|0000|1111|110000|000000| |
| 961 | // |5 3|21|09|8 7|65|4|3 0|5 2|10 6|5 0| |
| 962 | // |---|--|--|---|--|-|----|----|------|------| |
| 963 | // |332|22|22|2 2|22|2|1111|1111|110000|000000| |
| 964 | // |1 9|87|65|4 3|21|0|9 6|5 2|10 6|5 0| |
| 965 | // |---|--|--|---|--|-|----|----|------|------| |
| 966 | // |111|11|00|op3|01|1| Rn | Rt | op4 | | |
| 967 | // |111|11| op2 | | | imm12 | |
| 968 | uint32_t op3 = (instr >> 23) & 3; |
| 969 | ArmRegister Rn(instr, 16); |
| 970 | ArmRegister Rt(instr, 12); |
| 971 | if (Rt.r != 15) { |
| 972 | if (op3 == 1) { |
| 973 | // LDRH.W Rt, [Rn, #imm12] - 111 11 00 01 011 nnnn tttt iiiiiiiiiiii |
| 974 | uint32_t imm12 = instr & 0xFFF; |
| 975 | opcode << "ldrh.w"; |
| 976 | args << Rt << ", [" << Rn << ", #" << imm12 << "]"; |
| 977 | if (Rn.r == 9) { |
| 978 | args << " ; "; |
| 979 | Thread::DumpThreadOffset(args, imm12, 4); |
| 980 | } else if (Rn.r == 15) { |
| 981 | intptr_t lit_adr = reinterpret_cast<intptr_t>(instr_ptr); |
| 982 | lit_adr = RoundDown(lit_adr, 4) + 4 + imm12; |
| 983 | args << " ; " << reinterpret_cast<void*>(*reinterpret_cast<int32_t*>(lit_adr)); |
| 984 | } |
| 985 | } else if (op3 == 3) { |
| 986 | // LDRSH.W Rt, [Rn, #imm12] - 111 11 00 11 011 nnnn tttt iiiiiiiiiiii |
| 987 | uint32_t imm12 = instr & 0xFFF; |
| 988 | opcode << "ldrsh.w"; |
| 989 | args << Rt << ", [" << Rn << ", #" << imm12 << "]"; |
| 990 | if (Rn.r == 9) { |
| 991 | args << " ; "; |
| 992 | Thread::DumpThreadOffset(args, imm12, 4); |
| 993 | } else if (Rn.r == 15) { |
| 994 | intptr_t lit_adr = reinterpret_cast<intptr_t>(instr_ptr); |
| 995 | lit_adr = RoundDown(lit_adr, 4) + 4 + imm12; |
| 996 | args << " ; " << reinterpret_cast<void*>(*reinterpret_cast<int32_t*>(lit_adr)); |
| 997 | } |
| 998 | } |
| 999 | } |
| 1000 | break; |
| 1001 | } |
Vladimir Marko | a8b4caf | 2013-10-24 15:08:57 +0100 | [diff] [blame^] | 1002 | case 0x29: { // 0101001 |
| 1003 | // |111|11|1000000|0000|1111|1100|00|0 0|0000| |
| 1004 | // |5 3|21|0 4|3 0|5 2|1 8|76|5 4|3 0| |
| 1005 | // |---|--|-------|----|----|----|--|---|----| |
| 1006 | // |332|22|2222222|1111|1111|1100|00|0 0|0000| |
| 1007 | // |1 9|87|6 0|9 6|5 2|1 8|76|5 4|3 0| |
| 1008 | // |---|--|-------|----|----|----|--|---|----| |
| 1009 | // |111|11|0101001| Rm |1111| Rd |11|op3| Rm | |
| 1010 | // REV - 111 11 0101001 mmmm 1111 dddd 1000 mmmm |
| 1011 | // REV16 - 111 11 0101001 mmmm 1111 dddd 1001 mmmm |
| 1012 | // RBIT - 111 11 0101001 mmmm 1111 dddd 1010 mmmm |
| 1013 | // REVSH - 111 11 0101001 mmmm 1111 dddd 1011 mmmm |
| 1014 | if ((instr & 0xf0c0) == 0xf080) { |
| 1015 | uint32_t op3 = (instr >> 4) & 3; |
| 1016 | opcode << kThumbReverseOperations[op3]; |
| 1017 | ArmRegister Rm(instr, 0); |
| 1018 | ArmRegister Rd(instr, 8); |
| 1019 | args << Rd << ", " << Rm; |
| 1020 | ArmRegister Rm2(instr, 16); |
| 1021 | if (Rm.r != Rm2.r || Rm.r == 13 || Rm.r == 15 || Rd.r == 13 || Rd.r == 15) { |
| 1022 | args << " (UNPREDICTABLE)"; |
| 1023 | } |
| 1024 | } // else unknown instruction |
| 1025 | break; |
| 1026 | } |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 1027 | case 0x05: case 0x0D: case 0x15: case 0x1D: { // 00xx101 |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1028 | // Load word |
| 1029 | // |111|11|10|0 0|00|0|0000|1111|110000|000000| |
| 1030 | // |5 3|21|09|8 7|65|4|3 0|5 2|10 6|5 0| |
| 1031 | // |---|--|--|---|--|-|----|----|------|------| |
| 1032 | // |332|22|22|2 2|22|2|1111|1111|110000|000000| |
| 1033 | // |1 9|87|65|4 3|21|0|9 6|5 2|10 6|5 0| |
| 1034 | // |---|--|--|---|--|-|----|----|------|------| |
| 1035 | // |111|11|00|op3|10|1| Rn | Rt | op4 | | |
| 1036 | // |111|11| op2 | | | imm12 | |
| 1037 | uint32_t op3 = (instr >> 23) & 3; |
| 1038 | uint32_t op4 = (instr >> 6) & 0x3F; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1039 | ArmRegister Rn(instr, 16); |
| 1040 | ArmRegister Rt(instr, 12); |
| 1041 | if (op3 == 1 || Rn.r == 15) { |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1042 | // LDR.W Rt, [Rn, #imm12] - 111 11 00 00 101 nnnn tttt iiiiiiiiiiii |
| 1043 | // LDR.W Rt, [PC, #imm12] - 111 11 00 0x 101 1111 tttt iiiiiiiiiiii |
| 1044 | uint32_t imm12 = instr & 0xFFF; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1045 | opcode << "ldr.w"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1046 | args << Rt << ", [" << Rn << ", #" << imm12 << "]"; |
Elliott Hughes | 28fa76d | 2012-04-09 17:31:46 -0700 | [diff] [blame] | 1047 | if (Rn.r == 9) { |
| 1048 | args << " ; "; |
| 1049 | Thread::DumpThreadOffset(args, imm12, 4); |
Ian Rogers | 5b9b1bc | 2012-04-09 22:51:43 -0700 | [diff] [blame] | 1050 | } else if (Rn.r == 15) { |
| 1051 | intptr_t lit_adr = reinterpret_cast<intptr_t>(instr_ptr); |
| 1052 | lit_adr = RoundDown(lit_adr, 4) + 4 + imm12; |
| 1053 | args << " ; " << reinterpret_cast<void*>(*reinterpret_cast<int32_t*>(lit_adr)); |
Elliott Hughes | 28fa76d | 2012-04-09 17:31:46 -0700 | [diff] [blame] | 1054 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1055 | } else if (op4 == 0) { |
| 1056 | // LDR.W Rt, [Rn, Rm{, LSL #imm2}] - 111 11 00 00 101 nnnn tttt 000000iimmmm |
| 1057 | uint32_t imm2 = (instr >> 4) & 0xF; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1058 | ArmRegister rm(instr, 0); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1059 | opcode << "ldr.w"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1060 | args << Rt << ", [" << Rn << ", " << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1061 | if (imm2 != 0) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1062 | args << ", lsl #" << imm2; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1063 | } |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1064 | args << "]"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1065 | } else { |
| 1066 | // LDRT Rt, [Rn, #imm8] - 111 11 00 00 101 nnnn tttt 1110iiiiiiii |
| 1067 | uint32_t imm8 = instr & 0xFF; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1068 | opcode << "ldrt"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1069 | args << Rt << ", [" << Rn << ", #" << imm8 << "]"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1070 | } |
| 1071 | break; |
| 1072 | } |
| 1073 | } |
| 1074 | default: |
| 1075 | break; |
| 1076 | } |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 1077 | |
| 1078 | // Apply any IT-block conditions to the opcode if necessary. |
| 1079 | if (!it_conditions_.empty()) { |
| 1080 | opcode << it_conditions_.back(); |
| 1081 | it_conditions_.pop_back(); |
| 1082 | } |
| 1083 | |
Ian Rogers | 2bcb4a4 | 2012-11-08 10:39:18 -0800 | [diff] [blame] | 1084 | os << StringPrintf("%p: %08x\t%-7s ", instr_ptr, instr, opcode.str().c_str()) << args.str() << '\n'; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1085 | return 4; |
Brian Carlstrom | 1895ea3 | 2013-07-18 13:28:37 -0700 | [diff] [blame] | 1086 | } // NOLINT(readability/fn_size) |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1087 | |
| 1088 | size_t DisassemblerArm::DumpThumb16(std::ostream& os, const uint8_t* instr_ptr) { |
| 1089 | uint16_t instr = ReadU16(instr_ptr); |
| 1090 | bool is_32bit = ((instr & 0xF000) == 0xF000) || ((instr & 0xF800) == 0xE800); |
| 1091 | if (is_32bit) { |
| 1092 | return DumpThumb32(os, instr_ptr); |
| 1093 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1094 | std::ostringstream opcode; |
| 1095 | std::ostringstream args; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1096 | uint16_t opcode1 = instr >> 10; |
| 1097 | if (opcode1 < 0x10) { |
| 1098 | // shift (immediate), add, subtract, move, and compare |
| 1099 | uint16_t opcode2 = instr >> 9; |
| 1100 | switch (opcode2) { |
| 1101 | case 0x0: case 0x1: case 0x2: case 0x3: case 0x4: case 0x5: case 0x6: case 0x7: |
| 1102 | case 0x8: case 0x9: case 0xA: case 0xB: { |
Sebastien Hertz | e78500c | 2013-02-19 14:29:52 +0100 | [diff] [blame] | 1103 | // Logical shift left - 00 000xx iii mmm ddd |
| 1104 | // Logical shift right - 00 001xx iii mmm ddd |
| 1105 | // Arithmetic shift right - 00 010xx iii mmm ddd |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1106 | uint16_t imm5 = (instr >> 6) & 0x1F; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1107 | ThumbRegister rm(instr, 3); |
Sebastien Hertz | e78500c | 2013-02-19 14:29:52 +0100 | [diff] [blame] | 1108 | ThumbRegister Rd(instr, 0); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1109 | if (opcode2 <= 3) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1110 | opcode << "lsls"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1111 | } else if (opcode2 <= 7) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1112 | opcode << "lsrs"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1113 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1114 | opcode << "asrs"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1115 | } |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1116 | args << Rd << ", " << rm << ", #" << imm5; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1117 | break; |
| 1118 | } |
| 1119 | case 0xC: case 0xD: case 0xE: case 0xF: { |
| 1120 | // Add register - 00 01100 mmm nnn ddd |
| 1121 | // Sub register - 00 01101 mmm nnn ddd |
| 1122 | // Add 3-bit immediate - 00 01110 iii nnn ddd |
| 1123 | // Sub 3-bit immediate - 00 01111 iii nnn ddd |
| 1124 | uint16_t imm3_or_Rm = (instr >> 6) & 7; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1125 | ThumbRegister Rn(instr, 3); |
| 1126 | ThumbRegister Rd(instr, 0); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1127 | if ((opcode2 & 2) != 0 && imm3_or_Rm == 0) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1128 | opcode << "mov"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1129 | } else { |
| 1130 | if ((opcode2 & 1) == 0) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1131 | opcode << "adds"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1132 | } else { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1133 | opcode << "subs"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1134 | } |
| 1135 | } |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1136 | args << Rd << ", " << Rn; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1137 | if ((opcode2 & 2) == 0) { |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1138 | ArmRegister Rm(imm3_or_Rm); |
| 1139 | args << ", " << Rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1140 | } else if (imm3_or_Rm != 0) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1141 | args << ", #" << imm3_or_Rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1142 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1143 | break; |
| 1144 | } |
| 1145 | case 0x10: case 0x11: case 0x12: case 0x13: |
| 1146 | case 0x14: case 0x15: case 0x16: case 0x17: |
| 1147 | case 0x18: case 0x19: case 0x1A: case 0x1B: |
| 1148 | case 0x1C: case 0x1D: case 0x1E: case 0x1F: { |
| 1149 | // MOVS Rd, #imm8 - 00100 ddd iiiiiiii |
| 1150 | // CMP Rn, #imm8 - 00101 nnn iiiiiiii |
| 1151 | // ADDS Rn, #imm8 - 00110 nnn iiiiiiii |
| 1152 | // SUBS Rn, #imm8 - 00111 nnn iiiiiiii |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1153 | ThumbRegister Rn(instr, 8); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1154 | uint16_t imm8 = instr & 0xFF; |
| 1155 | switch (opcode2 >> 2) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1156 | case 4: opcode << "movs"; break; |
| 1157 | case 5: opcode << "cmp"; break; |
| 1158 | case 6: opcode << "adds"; break; |
| 1159 | case 7: opcode << "subs"; break; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1160 | } |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1161 | args << Rn << ", #" << imm8; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1162 | break; |
| 1163 | } |
| 1164 | default: |
| 1165 | break; |
| 1166 | } |
Ian Rogers | ad03ef5 | 2012-03-18 19:34:47 -0700 | [diff] [blame] | 1167 | } else if (opcode1 == 0x10) { |
| 1168 | // Data-processing |
| 1169 | uint16_t opcode2 = (instr >> 6) & 0xF; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1170 | ThumbRegister rm(instr, 3); |
| 1171 | ThumbRegister rdn(instr, 0); |
Ian Rogers | ad03ef5 | 2012-03-18 19:34:47 -0700 | [diff] [blame] | 1172 | opcode << kThumbDataProcessingOperations[opcode2]; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1173 | args << rdn << ", " << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1174 | } else if (opcode1 == 0x11) { |
| 1175 | // Special data instructions and branch and exchange |
| 1176 | uint16_t opcode2 = (instr >> 6) & 0x0F; |
| 1177 | switch (opcode2) { |
| 1178 | case 0x0: case 0x1: case 0x2: case 0x3: { |
| 1179 | // Add low registers - 010001 0000 xxxxxx |
| 1180 | // Add high registers - 010001 0001/001x xxxxxx |
| 1181 | uint16_t DN = (instr >> 7) & 1; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1182 | ArmRegister rm(instr, 3); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1183 | uint16_t Rdn = instr & 7; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1184 | ArmRegister DN_Rdn((DN << 3) | Rdn); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1185 | opcode << "add"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1186 | args << DN_Rdn << ", " << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1187 | break; |
| 1188 | } |
| 1189 | case 0x8: case 0x9: case 0xA: case 0xB: { |
| 1190 | // Move low registers - 010001 1000 xxxxxx |
| 1191 | // Move high registers - 010001 1001/101x xxxxxx |
| 1192 | uint16_t DN = (instr >> 7) & 1; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1193 | ArmRegister rm(instr, 3); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1194 | uint16_t Rdn = instr & 7; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1195 | ArmRegister DN_Rdn((DN << 3) | Rdn); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1196 | opcode << "mov"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1197 | args << DN_Rdn << ", " << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1198 | break; |
| 1199 | } |
| 1200 | case 0x5: case 0x6: case 0x7: { |
| 1201 | // Compare high registers - 010001 0101/011x xxxxxx |
| 1202 | uint16_t N = (instr >> 7) & 1; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1203 | ArmRegister rm(instr, 3); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1204 | uint16_t Rn = instr & 7; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1205 | ArmRegister N_Rn((N << 3) | Rn); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1206 | opcode << "cmp"; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1207 | args << N_Rn << ", " << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1208 | break; |
| 1209 | } |
| 1210 | case 0xC: case 0xD: case 0xE: case 0xF: { |
| 1211 | // Branch and exchange - 010001 110x xxxxxx |
| 1212 | // Branch with link and exchange - 010001 111x xxxxxx |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1213 | ArmRegister rm(instr, 3); |
| 1214 | opcode << ((opcode2 & 0x2) == 0 ? "bx" : "blx"); |
| 1215 | args << rm; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1216 | break; |
| 1217 | } |
| 1218 | default: |
| 1219 | break; |
| 1220 | } |
jeffhao | eae2691 | 2013-01-28 16:29:54 -0800 | [diff] [blame] | 1221 | } else if (opcode1 == 0x12 || opcode1 == 0x13) { // 01001x |
| 1222 | ThumbRegister Rt(instr, 8); |
| 1223 | uint16_t imm8 = instr & 0xFF; |
| 1224 | opcode << "ldr"; |
| 1225 | args << Rt << ", [pc, #" << (imm8 << 2) << "]"; |
Ian Rogers | d83bc36 | 2012-09-07 17:43:13 -0700 | [diff] [blame] | 1226 | } else if ((opcode1 >= 0x14 && opcode1 <= 0x17) || // 0101xx |
| 1227 | (opcode1 >= 0x18 && opcode1 <= 0x1f) || // 011xxx |
| 1228 | (opcode1 >= 0x20 && opcode1 <= 0x27)) { // 100xxx |
| 1229 | // Load/store single data item |
| 1230 | uint16_t opA = (instr >> 12) & 0xF; |
| 1231 | if (opA == 0x5) { |
| 1232 | uint16_t opB = (instr >> 9) & 0x7; |
| 1233 | ThumbRegister Rm(instr, 6); |
| 1234 | ThumbRegister Rn(instr, 3); |
| 1235 | ThumbRegister Rt(instr, 0); |
Brian Carlstrom | df62950 | 2013-07-17 22:39:56 -0700 | [diff] [blame] | 1236 | switch (opB) { |
Ian Rogers | d83bc36 | 2012-09-07 17:43:13 -0700 | [diff] [blame] | 1237 | case 0: opcode << "str"; break; |
| 1238 | case 1: opcode << "strh"; break; |
| 1239 | case 2: opcode << "strb"; break; |
| 1240 | case 3: opcode << "ldrsb"; break; |
| 1241 | case 4: opcode << "ldr"; break; |
| 1242 | case 5: opcode << "ldrh"; break; |
| 1243 | case 6: opcode << "ldrb"; break; |
| 1244 | case 7: opcode << "ldrsh"; break; |
| 1245 | } |
| 1246 | args << Rt << ", [" << Rn << ", " << Rm << "]"; |
| 1247 | } else if (opA == 9) { |
| 1248 | uint16_t opB = (instr >> 11) & 1; |
| 1249 | ThumbRegister Rt(instr, 8); |
| 1250 | uint16_t imm8 = instr & 0xFF; |
| 1251 | opcode << (opB == 0 ? "str" : "ldr"); |
Ian Rogers | 137e88f | 2012-10-08 17:46:47 -0700 | [diff] [blame] | 1252 | args << Rt << ", [sp, #" << (imm8 << 2) << "]"; |
Ian Rogers | d83bc36 | 2012-09-07 17:43:13 -0700 | [diff] [blame] | 1253 | } else { |
| 1254 | uint16_t imm5 = (instr >> 6) & 0x1F; |
| 1255 | uint16_t opB = (instr >> 11) & 1; |
| 1256 | ThumbRegister Rn(instr, 3); |
| 1257 | ThumbRegister Rt(instr, 0); |
Brian Carlstrom | df62950 | 2013-07-17 22:39:56 -0700 | [diff] [blame] | 1258 | switch (opA) { |
Ian Rogers | d83bc36 | 2012-09-07 17:43:13 -0700 | [diff] [blame] | 1259 | case 6: |
| 1260 | imm5 <<= 2; |
| 1261 | opcode << (opB == 0 ? "str" : "ldr"); |
| 1262 | break; |
| 1263 | case 7: |
| 1264 | imm5 <<= 0; |
| 1265 | opcode << (opB == 0 ? "strb" : "ldrb"); |
| 1266 | break; |
| 1267 | case 8: |
| 1268 | imm5 <<= 1; |
| 1269 | opcode << (opB == 0 ? "strh" : "ldrh"); |
| 1270 | break; |
| 1271 | } |
| 1272 | args << Rt << ", [" << Rn << ", #" << imm5 << "]"; |
| 1273 | } |
jeffhao | eae2691 | 2013-01-28 16:29:54 -0800 | [diff] [blame] | 1274 | } else if (opcode1 >= 0x34 && opcode1 <= 0x37) { // 1101xx |
Ian Rogers | 7761cb6 | 2013-06-17 14:10:46 -0700 | [diff] [blame] | 1275 | int8_t imm8 = instr & 0xFF; |
jeffhao | eae2691 | 2013-01-28 16:29:54 -0800 | [diff] [blame] | 1276 | uint32_t cond = (instr >> 8) & 0xF; |
| 1277 | opcode << "b"; |
| 1278 | DumpCond(opcode, cond); |
| 1279 | DumpBranchTarget(args, instr_ptr + 4, (imm8 << 1)); |
Ian Rogers | 9af8940 | 2012-09-07 11:29:35 -0700 | [diff] [blame] | 1280 | } else if ((instr & 0xF800) == 0xA800) { |
| 1281 | // Generate SP-relative address |
| 1282 | ThumbRegister rd(instr, 8); |
| 1283 | int imm8 = instr & 0xFF; |
| 1284 | opcode << "add"; |
| 1285 | args << rd << ", sp, #" << (imm8 << 2); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1286 | } else if ((instr & 0xF000) == 0xB000) { |
| 1287 | // Miscellaneous 16-bit instructions |
| 1288 | uint16_t opcode2 = (instr >> 5) & 0x7F; |
| 1289 | switch (opcode2) { |
| 1290 | case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07: { |
| 1291 | // Add immediate to SP - 1011 00000 ii iiiii |
| 1292 | // Subtract immediate from SP - 1011 00001 ii iiiii |
| 1293 | int imm7 = instr & 0x7F; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1294 | opcode << ((opcode2 & 4) == 0 ? "add" : "sub"); |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1295 | args << "sp, sp, #" << (imm7 << 2); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1296 | break; |
| 1297 | } |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 1298 | case 0x08: case 0x09: case 0x0A: case 0x0B: // 0001xxx |
Ian Rogers | ebbc577 | 2012-04-11 17:00:08 -0700 | [diff] [blame] | 1299 | case 0x0C: case 0x0D: case 0x0E: case 0x0F: |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 1300 | case 0x18: case 0x19: case 0x1A: case 0x1B: // 0011xxx |
| 1301 | case 0x1C: case 0x1D: case 0x1E: case 0x1F: |
Ian Rogers | ebbc577 | 2012-04-11 17:00:08 -0700 | [diff] [blame] | 1302 | case 0x48: case 0x49: case 0x4A: case 0x4B: // 1001xxx |
Ian Rogers | 5501913 | 2013-02-08 01:05:23 -0800 | [diff] [blame] | 1303 | case 0x4C: case 0x4D: case 0x4E: case 0x4F: |
| 1304 | case 0x58: case 0x59: case 0x5A: case 0x5B: // 1011xxx |
| 1305 | case 0x5C: case 0x5D: case 0x5E: case 0x5F: { |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 1306 | // CBNZ, CBZ |
| 1307 | uint16_t op = (instr >> 11) & 1; |
| 1308 | uint16_t i = (instr >> 9) & 1; |
| 1309 | uint16_t imm5 = (instr >> 3) & 0x1F; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1310 | ThumbRegister Rn(instr, 0); |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 1311 | opcode << (op != 0 ? "cbnz" : "cbz"); |
Ian Rogers | 828a07f | 2013-06-18 22:27:34 -0700 | [diff] [blame] | 1312 | uint32_t imm32 = (i << 6) | (imm5 << 1); |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1313 | args << Rn << ", "; |
Ian Rogers | 087b241 | 2012-03-21 01:30:32 -0700 | [diff] [blame] | 1314 | DumpBranchTarget(args, instr_ptr + 4, imm32); |
| 1315 | break; |
| 1316 | } |
Vladimir Marko | a8b4caf | 2013-10-24 15:08:57 +0100 | [diff] [blame^] | 1317 | case 0x50: case 0x51: // 101000x |
| 1318 | case 0x52: case 0x53: // 101001x |
| 1319 | case 0x56: case 0x57: { // 101011x |
| 1320 | uint16_t op = (instr >> 6) & 3; |
| 1321 | opcode << kThumbReverseOperations[op]; |
| 1322 | ThumbRegister Rm(instr, 3); |
| 1323 | ThumbRegister Rd(instr, 0); |
| 1324 | args << Rd << ", " << Rm; |
| 1325 | break; |
| 1326 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 1327 | case 0x78: case 0x79: case 0x7A: case 0x7B: // 1111xxx |
| 1328 | case 0x7C: case 0x7D: case 0x7E: case 0x7F: { |
| 1329 | // If-Then, and hints |
| 1330 | uint16_t opA = (instr >> 4) & 0xF; |
| 1331 | uint16_t opB = instr & 0xF; |
| 1332 | if (opB == 0) { |
| 1333 | switch (opA) { |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1334 | case 0: opcode << "nop"; break; |
| 1335 | case 1: opcode << "yield"; break; |
| 1336 | case 2: opcode << "wfe"; break; |
| 1337 | case 3: opcode << "sev"; break; |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 1338 | default: break; |
| 1339 | } |
| 1340 | } else { |
Elliott Hughes | 105afd2 | 2012-04-10 15:04:25 -0700 | [diff] [blame] | 1341 | uint32_t first_cond = opA; |
| 1342 | uint32_t mask = opB; |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1343 | opcode << "it"; |
Elliott Hughes | 105afd2 | 2012-04-10 15:04:25 -0700 | [diff] [blame] | 1344 | |
| 1345 | // Flesh out the base "it" opcode with the specific collection of 't's and 'e's, |
| 1346 | // and store up the actual condition codes we'll want to add to the next few opcodes. |
| 1347 | size_t count = 3 - CTZ(mask); |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 1348 | it_conditions_.resize(count + 2); // Plus the implicit 't', plus the "" for the IT itself. |
Elliott Hughes | 105afd2 | 2012-04-10 15:04:25 -0700 | [diff] [blame] | 1349 | for (size_t i = 0; i < count; ++i) { |
| 1350 | bool positive_cond = ((first_cond & 1) != 0); |
| 1351 | bool positive_mask = ((mask & (1 << (3 - i))) != 0); |
| 1352 | if (positive_mask == positive_cond) { |
| 1353 | opcode << 't'; |
| 1354 | it_conditions_[i] = kConditionCodeNames[first_cond]; |
| 1355 | } else { |
| 1356 | opcode << 'e'; |
| 1357 | it_conditions_[i] = kConditionCodeNames[first_cond ^ 1]; |
| 1358 | } |
| 1359 | } |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 1360 | it_conditions_[count] = kConditionCodeNames[first_cond]; // The implicit 't'. |
Elliott Hughes | 105afd2 | 2012-04-10 15:04:25 -0700 | [diff] [blame] | 1361 | |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 1362 | it_conditions_[count + 1] = ""; // No condition code for the IT itself... |
| 1363 | DumpCond(args, first_cond); // ...because it's considered an argument. |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 1364 | } |
| 1365 | break; |
| 1366 | } |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1367 | default: |
| 1368 | break; |
| 1369 | } |
| 1370 | } else if (((instr & 0xF000) == 0x5000) || ((instr & 0xE000) == 0x6000) || |
| 1371 | ((instr & 0xE000) == 0x8000)) { |
| 1372 | // Load/store single data item |
| 1373 | uint16_t opA = instr >> 12; |
Brian Carlstrom | 7934ac2 | 2013-07-26 10:54:15 -0700 | [diff] [blame] | 1374 | // uint16_t opB = (instr >> 9) & 7; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1375 | switch (opA) { |
| 1376 | case 0x6: { |
Elliott Hughes | 28fa76d | 2012-04-09 17:31:46 -0700 | [diff] [blame] | 1377 | // STR Rt, [Rn, #imm] - 01100 iiiii nnn ttt |
| 1378 | // LDR Rt, [Rn, #imm] - 01101 iiiii nnn ttt |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1379 | uint16_t imm5 = (instr >> 6) & 0x1F; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1380 | ThumbRegister Rn(instr, 3); |
Elliott Hughes | 28fa76d | 2012-04-09 17:31:46 -0700 | [diff] [blame] | 1381 | ThumbRegister Rt(instr, 0); |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1382 | opcode << ((instr & 0x800) == 0 ? "str" : "ldr"); |
| 1383 | args << Rt << ", [" << Rn << ", #" << (imm5 << 2) << "]"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1384 | break; |
| 1385 | } |
| 1386 | case 0x9: { |
| 1387 | // STR Rt, [SP, #imm] - 01100 ttt iiiiiiii |
| 1388 | // LDR Rt, [SP, #imm] - 01101 ttt iiiiiiii |
| 1389 | uint16_t imm8 = instr & 0xFF; |
Elliott Hughes | 630e77d | 2012-03-22 19:20:56 -0700 | [diff] [blame] | 1390 | ThumbRegister Rt(instr, 8); |
| 1391 | opcode << ((instr & 0x800) == 0 ? "str" : "ldr"); |
| 1392 | args << Rt << ", [sp, #" << (imm8 << 2) << "]"; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1393 | break; |
| 1394 | } |
| 1395 | default: |
| 1396 | break; |
| 1397 | } |
Ian Rogers | 40627db | 2012-03-04 17:31:09 -0800 | [diff] [blame] | 1398 | } else if (opcode1 == 0x38 || opcode1 == 0x39) { |
| 1399 | uint16_t imm11 = instr & 0x7FFF; |
| 1400 | int32_t imm32 = imm11 << 1; |
| 1401 | imm32 = (imm32 << 20) >> 20; // sign extend 12 bit immediate |
Elliott Hughes | cbf0b61 | 2012-03-15 16:23:47 -0700 | [diff] [blame] | 1402 | opcode << "b"; |
| 1403 | DumpBranchTarget(args, instr_ptr + 4, imm32); |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1404 | } |
Elliott Hughes | 105afd2 | 2012-04-10 15:04:25 -0700 | [diff] [blame] | 1405 | |
| 1406 | // Apply any IT-block conditions to the opcode if necessary. |
| 1407 | if (!it_conditions_.empty()) { |
| 1408 | opcode << it_conditions_.back(); |
| 1409 | it_conditions_.pop_back(); |
| 1410 | } |
| 1411 | |
Ian Rogers | 2bcb4a4 | 2012-11-08 10:39:18 -0800 | [diff] [blame] | 1412 | os << StringPrintf("%p: %04x \t%-7s ", instr_ptr, instr, opcode.str().c_str()) << args.str() << '\n'; |
Ian Rogers | 3a5c1ce | 2012-02-29 10:06:46 -0800 | [diff] [blame] | 1413 | } |
| 1414 | return 2; |
| 1415 | } |
| 1416 | |
| 1417 | } // namespace arm |
| 1418 | } // namespace art |