1. 48ca6a6 VIXL simulator for ART (Stage1) by Xueliang Zhong · 6 years ago
  2. fab6f1c Fix incorrect LSE across throwing ArraySet. by Vladimir Marko · 4 years, 4 months ago
  3. 2642cd4 Make Integer.divideUnsigned intrinsic for x86_64. by Andra Danciu · 4 years, 4 months ago
  4. dc787f4 Make Integer.divideUnsigned intrinsic for x86. by Andra Danciu · 4 years, 4 months ago
  5. f938841 ARM: Optimize Div/Rem by positive const for non-negative dividends by Evgeny Astigeevich · 4 years, 4 months ago
  6. af92a0f ARM: Optimize Div/Rem by 2^n for non-negative dividends by Evgeny Astigeevich · 4 years, 5 months ago
  7. 2d10117 ARM32: Combine LSR into ADD for Div by 2^n by Evgeny Astigeevich · 4 years, 5 months ago
  8. dec7817 Optimizing: Introduce {Increase,Decrease}Frame(). by Vladimir Marko · 4 years, 5 months ago
  9. 3d190c0 ART: Transform Sub+Sub into Sub+Add to merge Shl by Evgeny Astigeevich · 4 years, 5 months ago
  10. 86c8752 Direct calls to @CriticalNative methods. by Vladimir Marko · 4 years, 6 months ago
  11. 396198b Handle unresolved field type in compiler. by Nicolas Geoffray · 4 years, 5 months ago
  12. 0d60a2b Introduce an enum for the compilation kind. by Nicolas Geoffray · 4 years, 5 months ago
  13. 289bd1c Make GVN handle HDeoptimize better by Alex Light · 4 years, 7 months ago
  14. 2b74f60 ART: Add recognition of optimized HRems in BCE by Evgeny Astigeevich · 4 years, 5 months ago
  15. 6587d91 ART: Simplify HRem to reuse existing HDiv by Evgeny Astigeevich · 4 years, 5 months ago
  16. 9974e3c Clean up generated operator<<(os, enum). by Vladimir Marko · 4 years, 5 months ago
  17. 0771884 ART: Introduce predicated vector instructions. by Artem Serov · 4 years, 9 months ago
  18. 9922f00 arm/arm64: Clean up intrinsic slow paths. by Vladimir Marko · 4 years, 5 months ago
  19. 66704db x86/x86-64: Clean up intrinsic codegen for SSE4.1. by Vladimir Marko · 4 years, 5 months ago
  20. ef89842 Run LSA as a part of the LSE pass. by Vladimir Marko · 4 years, 5 months ago
  21. fc13652 Revert "Don't abort for min/max/abs intrinsics, baseline use them." by Vladimir Marko · 4 years, 6 months ago
  22. 695348f Add compiler type to CompilerOptions. by Vladimir Marko · 4 years, 6 months ago
  23. 8284e9a Add extra failed inlining reasons by Mathieu Chartier · 4 years, 6 months ago
  24. 0ddb338 ARM64: Combine LSR+ADD into ADD_shift for Int32 HDiv/HRem by Evgeny Astigeevich · 4 years, 6 months ago
  25. 1439e57 ART: Optimize ADD/SUB+ADD_shift into ADDS/SUBS+CINC for HDiv/HRem by Evgeny Astigeevich · 4 years, 6 months ago
  26. 883c134 Revert^2 "Remove test_per_src from ART tests." by David Srbecky · 4 years, 6 months ago
  27. f91fc12 Optimizing: Run gtests without creating the Runtime. by Vladimir Marko · 4 years, 6 months ago
  28. 33c091e Code sinking can move around LoadString that can throw. by Nicolas Geoffray · 4 years, 6 months ago
  29. 5d2311a Optimizing: Refactor ImprovedOptimizingUnitTest. by Vladimir Marko · 4 years, 6 months ago
  30. 02ca05a Move HandleCache to HGraph. by Vladimir Marko · 4 years, 6 months ago
  31. 5868ada Move implementations from class_root.h to -inl.h . by Vladimir Marko · 4 years, 6 months ago
  32. 5a62af5 Optimizing: Create fewer handles in inliner. by Vladimir Marko · 4 years, 6 months ago
  33. 85af16e Fix two bugs around aput-object. by Nicolas Geoffray · 4 years, 6 months ago
  34. 968db3c ARM64: Combine LSR+ASR into ASR for Int32 HDiv/HRem by Evgeny Astigeevich · 4 years, 6 months ago
  35. fc5e2ef Revert "Remove test_per_src from ART tests." by Christopher Ferris · 4 years, 6 months ago
  36. 8103e47 Remove test_per_src from ART tests. by David Srbecky · 4 years, 7 months ago
  37. a6653d3 ART: Refactor InstructionCodeGeneratorARM64::GenerateDivRemWithAnyConstant by Evgeny Astigeevich · 4 years, 6 months ago
  38. 1a719e4 RFC: ARM64: Split arm64 codegen into scalar and vector (SVE and NEON). by Artem Serov · 5 years ago
  39. 0f5b2bf ART: Introduce Loop Versioning in SuberblockCloner. by Artem Serov · 5 years ago
  40. 5f84607 Optimizing: Construct intrinsic HIR in builder. by Vladimir Marko · 4 years, 7 months ago
  41. c8150b5 ART: Refactor SIMD slots and regs size processing. by Artem Serov · 5 years ago
  42. b47b978 ART: Fix vectorizer HalvingAdd idiom. by Artem Serov · 5 years ago
  43. 2f40d24 Small cleanup in InstructionBuilder. by Vladimir Marko · 4 years, 7 months ago
  44. 605c591 Add more DCHECKs to investigate build bot failure. by Nicolas Geoffray · 4 years, 7 months ago
  45. fbf53b5 DCHECK to ensure processing instruction doesn't leave an exception. by Nicolas Geoffray · 4 years, 8 months ago
  46. 4fa07a5 Add explicit compiler option to enable test-specific features. by David Srbecky · 4 years, 8 months ago
  47. f368882 Add more debugging info around ResolveField. by Nicolas Geoffray · 4 years, 8 months ago
  48. 41617b1 Add more logging and sanity checks for JIT mini-debug-info. by David Srbecky · 4 years, 8 months ago
  49. 30fd851 Refactor RemoveNativeDebugInfoForJit. by David Srbecky · 4 years, 9 months ago
  50. b1fe5e1 HStringBuilderAppend cannot be null. by Vladimir Marko · 4 years, 8 months ago
  51. e521eb0 ART: Fix a compiler crash for VectorizeDef() idioms. by Artem Serov · 4 years, 9 months ago
  52. 6a8e66c Remove JIT native debug info on failed commits. by David Srbecky · 4 years, 9 months ago
  53. 1868de9 Refactor inliner by Eric Holk · 4 years, 9 months ago
  54. 5b76889 Make `libart(d)-disassembler` a requirement of `libart(d)-compiler`. by Roland Levillain · 4 years, 9 months ago
  55. 2925311 Prevent entering IMT conflict trampoline with j.l.Object methods. by Nicolas Geoffray · 4 years, 9 months ago
  56. 67e4a4d ART: ARM64: Improve FP IsInfinity intrinsic. by Artem Serov · 4 years, 9 months ago
  57. 54f4fbd Remove MIPS support from Optimizing. by Vladimir Marko · 4 years, 9 months ago
  58. 002eac6 Only flush visualizer output at the end of the compilation. by Nicolas Geoffray · 4 years, 9 months ago
  59. d71f1dc Enable support of VecLoad/VecStore in LSE by xueliang.zhong · 7 years ago
  60. c1cd133 Fix braino in arm64 codegen. by Nicolas Geoffray · 4 years, 10 months ago
  61. 6a67bea Update InstructionBuilder's IsInBootImage for boot image extension. by Vladimir Marko · 4 years, 10 months ago
  62. a18f5ae Fix StringBuilder append assumptions. by Vladimir Marko · 5 years ago
  63. 7ee34a1 Add OptimizingUnitTestHelper::GraphChecker methods by Evgeny Astigeevich · 5 years ago
  64. 796aa2c [baseline] Check that the profiling info is not null. by Nicolas Geoffray · 5 years ago
  65. 57cacb7 Refactor OSR related code to prepare for "true" OSR. by Nicolas Geoffray · 5 years ago
  66. 52506e2 Add ImprovedOptimizingUnitTest::CreateParameters for subclasses by Evgeny Astigeevich · 5 years ago
  67. 43f2f75 Revert^4 "Implement Dot Product Vectorization for x86" by Alex Light · 5 years ago
  68. 9b5271e Get the baseline information from the graph. by Nicolas Geoffray · 5 years ago
  69. 4f2e088 ARM64: Move from FPRegister to VRegister based API (continued (2)). by Roland Levillain · 5 years ago
  70. a59af8a JIT baseline: trigger optimized compilation on hotness threshold. by Nicolas Geoffray · 5 years ago
  71. 20036d8 JIT baseline: don't update inline caches for intrinsics. by Nicolas Geoffray · 5 years ago
  72. 457e9fa ARM64: FP16 greater/less/greaterEquals/lessEquals intrinsics for ARMv8 by Usama Arif · 5 years ago
  73. 17a39ba JIT baseline: Don't update the inline cache for an intrinsic. by Nicolas Geoffray · 5 years ago
  74. e2a3aa9 Baseline JIT: update inline caches in compiled code. by Nicolas Geoffray · 5 years ago
  75. 8e89500 Revert "Revert^2 "Implement Dot Product Vectorization for x86"" by Nicolas Geoffray · 5 years ago
  76. 7c9cfe8 Honor the --baseline flag for the JIT. by Nicolas Geoffray · 5 years ago
  77. aedc9bc Ensure we can always enter OSR code by Vladimir Marko · 5 years ago
  78. 142816a ARM64: Pass simd half floating point feature to VIXL macroassembler. by Usama Arif · 5 years ago
  79. 26f6330 Partial loop unrolling during auto-vectorization for x86_64 architectures. by Neeraj Solanki · 5 years ago
  80. 56f1332 Fix pruning invoke environment for StringBuilder append pattern. by Vladimir Marko · 5 years ago
  81. 52f8e5c ARM64: Move from FPRegister to VRegister based API (continued). by Roland Levillain · 5 years ago
  82. 681692b ARM64: FP16.rint() intrinsic for ARMv8 by Usama Arif · 5 years ago
  83. 665aac4 ARM64: FP16.ceil() intrinsic for ARMv8 by Usama Arif · 5 years ago
  84. b9f02c2 ARM64: FP16.floor() intrinsic for ARMv8 by Usama Arif · 5 years ago
  85. 7d48dcd ARM64: Move from FPRegister to VRegister based API by Evgeny Astigeevich · 5 years ago
  86. 7cf5607 Revert^2 "Implement Dot Product Vectorization for x86" by Vladimir Marko · 5 years ago
  87. 4521737 Fix intersecting live ranges created by instruction scheduler by Evgeny Astigeevich · 6 years ago
  88. 7f958e3 Revert^2 "ARM64: toHalf() intrinsic for ARMv8" by Vladimir Marko · 5 years ago
  89. 67bf99b Revert "ARM64: toHalf() intrinsic for ARMv8" by Vladimir Marko · 5 years ago
  90. 2cc0c0f ARM64: toHalf() intrinsic for ARMv8 by Usama Arif · 5 years ago
  91. b8c884e Revert "Implement Dot Product Vectorization for x86" by Vladimir Marko · 5 years ago
  92. 4b7caee Implement Dot Product Vectorization for x86 by Shalini Salomi Bodapati · 5 years ago
  93. 98e97c6 [art] fix -Wimplicit-int-float-conversion by Nick Desaulniers · 5 years ago
  94. 706e778 [art] fix -Wimplicit-int-float-conversion by Nick Desaulniers · 5 years ago
  95. 0a51605 Revert "Make compiler/optimizing/ symbols hidden." by Vladimir Marko · 5 years ago
  96. e272715 Make compiler/optimizing/ symbols hidden. by Vladimir Marko · 5 years ago
  97. adb66f9 Revert^2 "JIT: Separate code allocation and initialization." by David Srbecky · 5 years ago
  98. 98416bf Fix uses of MaybeRecordImplicitNullCheck without special scopes by Evgeny Astigeevich · 5 years ago
  99. 63b0c26 Revert "JIT: Separate code allocation and initialization." by Nicolas Geoffray · 5 years ago
  100. e1b36f0 JIT: Separate code allocation and initialization. by David Srbecky · 5 years ago