Gitiles
Code Review
Sign In
gerrit-public.fairphone.software
/
platform
/
art
/
54159c6c6fe529a55ef3d15a3c8418362d5a43fb
/
compiler
/
optimizing
/
nodes_vector.h
bd78567
Store HIR type in HInstruction::packed_field_.
by Vladimir Marko
· 6 years ago
3f8e02c
Bug fix in SIMD result detection.
by Aart Bik
· 6 years ago
5a0eb0c
Minor DCHECK bug fix.
by Aart Bik
· 6 years ago
29aa082
Vectorization of saturation arithmetic.
by Aart Bik
· 6 years ago
d9e4d73
Fix iCache misses for GetKind on x86,x86_64
by Gupta Kumar, Sanjiv
· 6 years ago
66c158e
Clean up signed/unsigned in vectorizer.
by Aart Bik
· 6 years ago
89ff8b2
ARM64: Workaround for the callee saved FP registers and SIMD.
by Artem Serov
· 7 years ago
2dd7b67
Fixed spilling bug (visible on ARM64): missed SIMD type.
by Aart Bik
· 7 years ago
cced8ba
ART: Introduce individual HInstruction cloning.
by Artem Serov
· 7 years ago
4d1a9d4
Improve sign and zero extension analysis.
by Aart Bik
· 7 years ago
61b9228
ART: Introduce Uint8 loads in compiled code.
by Vladimir Marko
· 7 years ago
e764d2e
Use ScopedArenaAllocator for register allocation.
by Vladimir Marko
· 7 years ago
46b6dbc
Try to preserve dex pc better in vector code.
by Aart Bik
· 7 years ago
d5d2f2c
ART: Introduce Uint8 compiler data type.
by Vladimir Marko
· 7 years ago
0ebe0d8
ART: Introduce compiler data type.
by Vladimir Marko
· 7 years ago
dbbac8f
Implement Sum-of-Abs-Differences idiom recognition.
by Aart Bik
· 7 years ago
5e3afa9
Ensure extract is seen as having scalar result.
by Aart Bik
· 7 years ago
0148de4
Basic SIMD reduction support.
by Aart Bik
· 7 years ago
982334c
Revert "Basic SIMD reduction support."
by Nicolas Geoffray
· 7 years ago
cfa59b4
Basic SIMD reduction support.
by Aart Bik
· 7 years ago
a57b4ee
Revert "Basic SIMD reduction support."
by Aart Bik
· 7 years ago
9879d0e
Basic SIMD reduction support.
by Aart Bik
· 7 years ago
b79f4ac
Added GVN related attributes to vector nodes.
by Aart Bik
· 7 years ago
9858bf7
Revert "Added GVN related attributes to vector nodes."
by Nicolas Geoffray
· 7 years ago
a79f0b5
Added GVN related attributes to vector nodes.
by Aart Bik
· 7 years ago
a1633a7
Merge "Min/max SIMDization support."
by Aart Bik
· 7 years ago
c8e93c7
Min/max SIMDization support.
by Aart Bik
· 7 years ago
e1811ed
ARM64: Share address computation across SIMD LDRs/STRs.
by Artem Serov
· 7 years ago
d58bc32
Allow same-length integral type mixing in SIMD.
by Aart Bik
· 7 years ago
db14fcf
Pack booleans in the already existing bit field.
by Aart Bik
· 7 years ago
8de5916
Factor vector unary/binary shared code out into superclass.
by Aart Bik
· 7 years ago
f34dd20
ARM64: Support MultiplyAccumulate for SIMD.
by Artem Serov
· 7 years ago
f3e61ee
Implement halving add idiom (with checker tests).
by Aart Bik
· 7 years ago
6daebeb
Implemented ABS vectorization.
by Aart Bik
· 7 years ago
f8f5a16
ART vectorizer.
by Aart Bik
· 7 years ago