blob: 118b5d005d79ccc2904205a752433881a0c9e3ba [file] [log] [blame]
XNNPACK Teamb455b122019-09-27 18:10:33 -07001// Copyright (c) Facebook, Inc. and its affiliates.
2// All rights reserved.
3//
4// Copyright 2019 Google LLC
5//
6// This source code is licensed under the BSD-style license found in the
7// LICENSE file in the root directory of this source tree.
8
9#pragma once
10
11#include <stddef.h>
12#include <stdint.h>
13
14#include <pthreadpool.h>
15
Marat Dukhaneeaa7bd2019-10-25 17:31:25 -070016#include <xnnpack/params.h>
XNNPACK Teamb455b122019-09-27 18:10:33 -070017#include <xnnpack/compute.h>
18
19
20enum xnn_ukernel_type {
Marat Dukhanbef9a4d2020-11-19 13:29:28 -080021 xnn_ukernel_type_default = 0,
XNNPACK Teamb455b122019-09-27 18:10:33 -070022 xnn_ukernel_type_average_pooling,
Marat Dukhan1f29b802020-05-15 23:46:39 -070023 xnn_ukernel_type_conv2d_hwc2chw,
XNNPACK Teamb455b122019-09-27 18:10:33 -070024 xnn_ukernel_type_dwconv,
25 xnn_ukernel_type_gemm,
Marat Dukhan346a9e52019-11-15 09:06:30 -080026 xnn_ukernel_type_igemm,
XNNPACK Teamb455b122019-09-27 18:10:33 -070027 xnn_ukernel_type_pixelwise_average_pooling,
XNNPACK Teamb455b122019-09-27 18:10:33 -070028 xnn_ukernel_type_spmm,
29 xnn_ukernel_type_subconv2d,
XNNPACK Teamb455b122019-09-27 18:10:33 -070030 xnn_ukernel_type_vmulcaddc,
31};
32
33enum xnn_operator_type {
Marat Dukhan3b59de22020-06-03 20:15:19 -070034 xnn_operator_type_invalid = 0,
Marat Dukhan5020b962020-06-08 13:30:10 -070035 xnn_operator_type_abs_nc_f32,
Frank Barchard01898c02020-06-23 21:49:50 -070036 xnn_operator_type_add_nd_f16,
Marat Dukhanb1a0fc32019-12-02 19:32:02 -080037 xnn_operator_type_add_nd_f32,
Marat Dukhanff209482020-09-03 14:26:53 -070038 xnn_operator_type_add_nd_qs8,
Marat Dukhandb007cd2021-07-20 23:42:39 -070039 xnn_operator_type_add_nd_qu8,
Marat Dukhanefc47b82019-11-18 09:25:38 -080040 xnn_operator_type_argmax_pooling_nhwc_f32,
41 xnn_operator_type_average_pooling_nhwc_f32,
Marat Dukhan08b7a972020-07-14 18:17:29 -070042 xnn_operator_type_average_pooling_nhwc_qu8,
Marat Dukhan64e52512020-06-09 13:41:16 -070043 xnn_operator_type_bankers_rounding_nc_f32,
Marat Dukhanefc47b82019-11-18 09:25:38 -080044 xnn_operator_type_channel_shuffle_nc_x8,
Marat Dukhan139e9612021-08-09 09:03:07 -070045 xnn_operator_type_channel_shuffle_nc_x32,
Marat Dukhanefc47b82019-11-18 09:25:38 -080046 xnn_operator_type_clamp_nc_f32,
Marat Dukhan61c0c9e2021-08-16 23:16:14 -070047 xnn_operator_type_clamp_nc_s8,
Marat Dukhanefc47b82019-11-18 09:25:38 -080048 xnn_operator_type_clamp_nc_u8,
Marat Dukhan64e52512020-06-09 13:41:16 -070049 xnn_operator_type_ceiling_nc_f32,
Marat Dukhan139e9612021-08-09 09:03:07 -070050 xnn_operator_type_constant_pad_nd_x8,
Marat Dukhan065b11e2020-05-22 09:49:41 -070051 xnn_operator_type_constant_pad_nd_x32,
Marat Dukhanaf2ba002021-10-24 14:21:41 -070052 xnn_operator_type_convert_nc_f16_f32,
Marat Dukhana0c61682021-11-10 19:23:41 -080053 xnn_operator_type_convert_nc_f32_f16,
Marat Dukhaned2d7762021-12-03 23:51:19 -080054 xnn_operator_type_convert_nc_f32_qs8,
55 xnn_operator_type_convert_nc_f32_qu8,
Marat Dukhanf92206b2021-12-10 17:02:07 -080056 xnn_operator_type_convert_nc_qs8_f32,
57 xnn_operator_type_convert_nc_qu8_f32,
Marat Dukhan4e21b272020-06-04 18:45:01 -070058 xnn_operator_type_convolution_nchw_f32,
Frank Barchard49b4dcc2020-06-26 14:07:19 -070059 xnn_operator_type_convolution_nhwc_f16,
Marat Dukhanefc47b82019-11-18 09:25:38 -080060 xnn_operator_type_convolution_nhwc_f32,
Marat Dukhan97262462021-06-18 16:14:17 -070061 xnn_operator_type_convolution_nhwc_qc8,
Marat Dukhan16f1e1a2020-08-04 16:38:22 -070062 xnn_operator_type_convolution_nhwc_qs8,
Marat Dukhan08b7a972020-07-14 18:17:29 -070063 xnn_operator_type_convolution_nhwc_qu8,
Marat Dukhan4e21b272020-06-04 18:45:01 -070064 xnn_operator_type_copy_nc_x32,
Marat Dukhanefc47b82019-11-18 09:25:38 -080065 xnn_operator_type_deconvolution_nhwc_f32,
Marat Dukhanbea849a2021-07-30 16:25:30 -070066 xnn_operator_type_deconvolution_nhwc_qs8,
Marat Dukhan08b7a972020-07-14 18:17:29 -070067 xnn_operator_type_deconvolution_nhwc_qu8,
Artsiom Ablavatskibbe85062020-11-05 14:07:37 -080068 xnn_operator_type_depth_to_space_nchw2nhwc_x32,
Marat Dukhan0e521172020-11-25 13:10:04 -080069 xnn_operator_type_depth_to_space_nhwc_x32,
Marat Dukhan69180502019-12-06 15:00:31 -080070 xnn_operator_type_divide_nd_f32,
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -080071 xnn_operator_type_elu_nc_f32,
Marat Dukhaneec00522021-09-15 00:01:41 -070072 xnn_operator_type_elu_nc_qs8,
Marat Dukhanddb3d162021-10-25 17:05:51 -070073 xnn_operator_type_fully_connected_nc_f16,
Marat Dukhanefc47b82019-11-18 09:25:38 -080074 xnn_operator_type_fully_connected_nc_f32,
Marat Dukhand23cb6e2021-04-01 01:18:58 -070075 xnn_operator_type_fully_connected_nc_qs8,
Marat Dukhan08b7a972020-07-14 18:17:29 -070076 xnn_operator_type_fully_connected_nc_qu8,
Marat Dukhan64e52512020-06-09 13:41:16 -070077 xnn_operator_type_floor_nc_f32,
Frank Barchard7e2cbb02020-06-12 01:22:13 -070078 xnn_operator_type_global_average_pooling_nwc_f16,
Marat Dukhanefc47b82019-11-18 09:25:38 -080079 xnn_operator_type_global_average_pooling_nwc_f32,
Marat Dukhan9e0b5392020-08-07 02:29:34 -070080 xnn_operator_type_global_average_pooling_nwc_qs8,
Marat Dukhan08b7a972020-07-14 18:17:29 -070081 xnn_operator_type_global_average_pooling_nwc_qu8,
Marat Dukhanefc47b82019-11-18 09:25:38 -080082 xnn_operator_type_global_average_pooling_ncw_f32,
Frank Barcharda96948e2020-09-11 15:34:18 -070083 xnn_operator_type_hardswish_nc_f16,
Marat Dukhanefc47b82019-11-18 09:25:38 -080084 xnn_operator_type_hardswish_nc_f32,
Marat Dukhan28813332020-06-10 18:05:38 -070085 xnn_operator_type_leaky_relu_nc_f32,
Marat Dukhan08b7a972020-07-14 18:17:29 -070086 xnn_operator_type_leaky_relu_nc_qu8,
Marat Dukhanefc47b82019-11-18 09:25:38 -080087 xnn_operator_type_max_pooling_nhwc_f32,
Marat Dukhandc5c1482021-08-16 09:03:15 -070088 xnn_operator_type_max_pooling_nhwc_s8,
Marat Dukhanefc47b82019-11-18 09:25:38 -080089 xnn_operator_type_max_pooling_nhwc_u8,
Marat Dukhan79e7f842019-12-05 14:35:50 -080090 xnn_operator_type_maximum_nd_f32,
91 xnn_operator_type_minimum_nd_f32,
Frank Barchard0ea6a772020-09-09 15:26:31 -070092 xnn_operator_type_multiply_nd_f16,
Marat Dukhanefc47b82019-11-18 09:25:38 -080093 xnn_operator_type_multiply_nd_f32,
Marat Dukhan0853b8a2021-08-03 01:01:53 -070094 xnn_operator_type_multiply_nd_qs8,
95 xnn_operator_type_multiply_nd_qu8,
Marat Dukhan5020b962020-06-08 13:30:10 -070096 xnn_operator_type_negate_nc_f32,
Marat Dukhanefc47b82019-11-18 09:25:38 -080097 xnn_operator_type_prelu_nc_f32,
Artsiom Ablavatski97918102020-10-27 15:52:59 -070098 xnn_operator_type_resize_bilinear_nchw_f32,
Marat Dukhanefc47b82019-11-18 09:25:38 -080099 xnn_operator_type_resize_bilinear_nhwc_f32,
Marat Dukhan0ab75532021-11-24 16:50:30 -0800100 xnn_operator_type_resize_bilinear_nhwc_s8,
101 xnn_operator_type_resize_bilinear_nhwc_u8,
Marat Dukhanefc47b82019-11-18 09:25:38 -0800102 xnn_operator_type_sigmoid_nc_f32,
Marat Dukhan71a9bb12021-09-09 08:54:18 -0700103 xnn_operator_type_sigmoid_nc_qs8,
Marat Dukhan08b7a972020-07-14 18:17:29 -0700104 xnn_operator_type_sigmoid_nc_qu8,
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800105 xnn_operator_type_softmax_nc_f32,
Marat Dukhan08b7a972020-07-14 18:17:29 -0700106 xnn_operator_type_softmax_nc_qu8,
Marat Dukhan5020b962020-06-08 13:30:10 -0700107 xnn_operator_type_square_nc_f32,
Marat Dukhan6804bbd2020-06-30 19:26:11 -0700108 xnn_operator_type_square_root_nc_f32,
Marat Dukhanf7399262020-06-05 10:58:44 -0700109 xnn_operator_type_squared_difference_nd_f32,
Marat Dukhan05f3f6d2019-12-03 15:13:53 -0800110 xnn_operator_type_subtract_nd_f32,
Marat Dukhan8e2fd202021-09-07 18:42:01 -0700111 xnn_operator_type_subtract_nd_qs8,
112 xnn_operator_type_subtract_nd_qu8,
Marat Dukhan5de7bc02021-09-09 19:04:01 -0700113 xnn_operator_type_tanh_nc_qs8,
114 xnn_operator_type_tanh_nc_qu8,
Marat Dukhan64e52512020-06-09 13:41:16 -0700115 xnn_operator_type_truncation_nc_f32,
Marat Dukhanefc47b82019-11-18 09:25:38 -0800116 xnn_operator_type_unpooling_nhwc_x32,
XNNPACK Teamb455b122019-09-27 18:10:33 -0700117};
118
Marat Dukhan1f29b802020-05-15 23:46:39 -0700119struct xnn_ukernel_conv2d {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700120 union {
Marat Dukhan1f29b802020-05-15 23:46:39 -0700121 xnn_conv_hwc2chw_ukernel_function hwc2chw_function;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700122 xnn_conv_hwc_ukernel_function hwc_function;
123 };
124 uint8_t output_height_tile;
125 uint8_t output_channel_tile;
126};
127
128struct xnn_ukernel_dwconv {
129 union {
Marat Dukhanaefaef32020-04-09 07:09:34 -0700130 xnn_dwconv_unipass_ukernel_function unipass_function;
131 xnn_dwconv_multipass_ukernel_function multipass_function;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700132 };
Marat Dukhanaefaef32020-04-09 07:09:34 -0700133 uint8_t primary_tile;
134 uint8_t incremental_tile;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700135};
136
137// Direct 2D Depthwise Convolution
138struct xnn_ukernel_dwconv2d {
139 union {
Marat Dukhanbf715f92020-10-23 20:17:00 -0700140 xnn_dwconv2d_chw_ukernel_function chw_function;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700141 };
XNNPACK Teamb455b122019-09-27 18:10:33 -0700142 uint8_t output_width_tile;
143};
144
145struct xnn_ukernel_gemm {
Marat Dukhan05702cf2020-03-26 15:41:33 -0700146 struct xnn_hmp_gemm_ukernel general_case;
147 struct xnn_hmp_gemm_ukernel mr1_case;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700148 uint8_t mr;
149 uint8_t nr;
150 uint8_t kr;
151};
152
153struct xnn_ukernel_igemm {
Marat Dukhan05702cf2020-03-26 15:41:33 -0700154 struct xnn_hmp_igemm_ukernel general_case;
155 struct xnn_hmp_igemm_ukernel mr1_case;
156 struct xnn_hmp_gemm_ukernel gemm_case;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700157 uint8_t mr;
158 uint8_t nr;
159 uint8_t kr;
160};
161
162struct xnn_ukernel_spmm {
163 xnn_spmm_ukernel_function function;
164 uint8_t mr;
165};
166
167struct xnn_ukernel_vmulcaddc {
168 xnn_vmulcaddc_ukernel_function function;
169 uint8_t mr;
170};
171
Frank Barchardc67dd7f2020-07-06 11:23:57 -0700172struct xnn_ukernel_vbinary {
Frank Barchard65beb1a2020-07-20 16:40:02 -0700173 xnn_vbinary_ukernel_function op_function;
174 xnn_vbinary_ukernel_function opc_function;
175 xnn_vbinary_ukernel_function ropc_function;
Frank Barchardc67dd7f2020-07-06 11:23:57 -0700176};
177
Frank Barchard62c5e232020-07-21 17:42:19 -0700178struct xnn_ukernel_vunary {
179 xnn_vunary_ukernel_function function;
180};
181
XNNPACK Teamb455b122019-09-27 18:10:33 -0700182struct xnn_ukernel {
183 enum xnn_ukernel_type type;
184 union {
Marat Dukhan1f29b802020-05-15 23:46:39 -0700185 struct xnn_ukernel_conv2d conv2d;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700186 struct xnn_ukernel_dwconv dwconv;
187 struct xnn_ukernel_dwconv2d dwconv2d;
188 struct xnn_ukernel_gemm gemm;
189 struct xnn_ukernel_igemm igemm;
190 struct xnn_ukernel_spmm spmm;
191 struct xnn_ukernel_vmulcaddc vmulcaddc;
Frank Barchardc67dd7f2020-07-06 11:23:57 -0700192 struct xnn_ukernel_vbinary vbinary;
Frank Barchard62c5e232020-07-21 17:42:19 -0700193 struct xnn_ukernel_vunary vunary;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700194 };
195};
196
197enum xnn_run_state {
198 xnn_run_state_invalid = 0,
199 xnn_run_state_ready,
200 xnn_run_state_skip,
201};
202
203struct subconvolution_params {
204 void* weights;
205 size_t w_stride;
206 const void** indirection_buffer;
207 void* output;
208 size_t slice_width;
209 size_t slice_height;
210 size_t indirection_y_stride;
211 size_t indirection_x_stride;
Marat Dukhan80fc9322019-09-29 21:06:36 -0700212 // scaled_kernel_size := kernel_size * mr * sizeof(void*).
XNNPACK Teamb455b122019-09-27 18:10:33 -0700213 size_t scaled_kernel_size;
214};
215
216struct xnn_operator {
217 size_t batch_size;
218 uint32_t padding_top;
219 uint32_t padding_right;
220 uint32_t padding_bottom;
221 uint32_t padding_left;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700222 uint32_t kernel_height;
223 uint32_t kernel_width;
224 uint32_t stride_height;
225 uint32_t stride_width;
226 uint32_t dilation_height;
227 uint32_t dilation_width;
228 uint32_t groups;
229 size_t group_channels;
230 size_t group_input_channels;
231 size_t group_output_channels;
232 size_t channels;
233
234 size_t pad_before_channels;
235 size_t pad_after_channels;
236 uint32_t pad_value;
237
238 size_t input_height;
239 size_t input_width;
240 size_t input_pixel_stride;
241 const void* input;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700242 const void* input2;
Marat Dukhan322b21e2020-11-24 21:30:38 -0800243 const void** indirection_buffer;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700244
245 size_t output_height;
246 size_t output_width;
247 size_t output_pixel_stride;
248 void* output;
249
250 void* packed_weights;
251 // Total number of non-zero kernel elements when weights use sparse representation.
252 size_t num_nonzero_values;
253 // Total number of non-zero kernel blocks when weights use sparse representation.
254 size_t num_nonzero_blocks;
255 // Total number of output channel blocks when weights use sparse representation.
256 size_t num_output_channel_blocks;
257 // Input channel corresponding to the first non-zero kernel element.
258 size_t first_input_channel;
259
260 float input_scale;
261 float output_scale;
Marat Dukhan54e95a02020-08-06 23:55:13 -0700262 int32_t input_zero_point;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700263 uint8_t output_zero_point;
264 uint8_t output_min;
265 uint8_t output_max;
266
267 size_t valid_batch_size;
268 size_t last_input_height;
269 size_t last_input_width;
270 const void* last_input;
Marat Dukhan69722492019-11-11 19:55:50 -0800271 size_t last_output_height;
272 size_t last_output_width;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700273 void* last_output;
274
Artsiom Ablavatskibbe85062020-11-05 14:07:37 -0800275 uint32_t block_size;
276
XNNPACK Teamb455b122019-09-27 18:10:33 -0700277 void* zero_buffer;
278 void* lookup_table;
279 void* pixelwise_buffer;
280 struct subconvolution_params* subconvolution_buffer;
Marat Dukhan8440fde2019-10-24 12:46:13 -0700281 uint32_t flags;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700282
283 union {
Marat Dukhan134f9842021-12-29 19:57:31 -0800284 union xnn_f16_f32_cvt_params f16_f32_cvt;
285 struct xnn_f16_hswish_params f16_hswish;
Marat Dukhan5020b962020-06-08 13:30:10 -0700286 union xnn_f32_abs_params f32_abs;
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -0800287 union xnn_f32_elu_params f32_elu;
Marat Dukhan28813332020-06-10 18:05:38 -0700288 union xnn_f32_lrelu_params f32_lrelu;
Marat Dukhan5020b962020-06-08 13:30:10 -0700289 union xnn_f32_neg_params f32_neg;
Marat Dukhan64e52512020-06-09 13:41:16 -0700290 union xnn_f32_rnd_params f32_rnd;
Marat Dukhan5868d802020-03-19 17:18:45 -0700291 // Parameters for Global Average Pooling in CHW layout
Marat Dukhanc3065f52020-06-04 13:33:32 -0700292 union xnn_f32_gavgpool_params f32_gavgpool;
293 union xnn_f32_hswish_params f32_hswish;
Marat Dukhan104ae5e2021-05-24 13:41:57 -0700294 struct xnn_f16_minmax_params f16_minmax;
295 struct xnn_f16_scaleminmax_params f16_scaleminmax;
Marat Dukhan8452ff52020-04-08 20:44:58 -0700296 // Pixelwise Average Pooling normally use f32_minmax_params, but also initialize
297 // f32_scaleminmax_params in case it needs to switch to Global Average Pooling operation.
Marat Dukhan5868d802020-03-19 17:18:45 -0700298 struct {
Marat Dukhanc3065f52020-06-04 13:33:32 -0700299 union xnn_f32_minmax_params f32_minmax;
300 union xnn_f32_scaleminmax_params f32_scaleminmax;
Marat Dukhan5868d802020-03-19 17:18:45 -0700301 };
Marat Dukhanc3065f52020-06-04 13:33:32 -0700302 union xnn_f32_chw_params f32_chw;
Marat Dukhanb7c1b712021-12-30 07:23:57 -0800303 union xnn_f32_f16_cvt_params f32_f16_cvt;
Marat Dukhaned2d7762021-12-03 23:51:19 -0800304 union xnn_f32_qs8_cvt_params f32_qs8_cvt;
305 union xnn_f32_qu8_cvt_params f32_qu8_cvt;
Marat Dukhanf92206b2021-12-10 17:02:07 -0800306 union xnn_qs8_f32_cvt_params qs8_f32_cvt;
307 union xnn_qu8_f32_cvt_params qu8_f32_cvt;
Marat Dukhane3d17bf2021-05-24 22:22:43 -0700308 union xnn_qs8_conv_minmax_params qs8_conv_minmax;
Marat Dukhan9e0b5392020-08-07 02:29:34 -0700309 // Average Pooling normally use qs8_avgpool_params, but also initialize qs8_gavgpool_params in case it needs to switch
310 // to Global Average Pooling operation.
311 struct {
312 union xnn_qs8_avgpool_params qs8_avgpool;
313 union xnn_qs8_avgpool_params qs8_gavgpool;
314 };
Marat Dukhanff209482020-09-03 14:26:53 -0700315 // Quantized Add parameters are sensitive to order of inputs, so we initialize an extra copy with the reversed order.
316 struct {
Marat Dukhan64287252021-09-07 16:20:03 -0700317 union xnn_qs8_addsub_minmax_params qs8_addsub;
318 union xnn_qs8_addsub_minmax_params qs8_raddsub;
Marat Dukhanff209482020-09-03 14:26:53 -0700319 };
Marat Dukhandb007cd2021-07-20 23:42:39 -0700320 struct {
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700321 union xnn_qs8_mul_minmax_params qs8_mul;
322 union xnn_qs8_mul_minmax_params qs8_rmul;
323 };
324 struct {
Marat Dukhan64287252021-09-07 16:20:03 -0700325 union xnn_qu8_addsub_minmax_params qu8_addsub;
326 union xnn_qu8_addsub_minmax_params qu8_raddsub;
Marat Dukhandb007cd2021-07-20 23:42:39 -0700327 };
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700328 struct {
329 union xnn_qu8_mul_minmax_params qu8_mul;
330 union xnn_qu8_mul_minmax_params qu8_rmul;
331 };
Marat Dukhane3d17bf2021-05-24 22:22:43 -0700332 union xnn_qu8_conv_minmax_params qu8_conv_minmax;
Marat Dukhan08b7a972020-07-14 18:17:29 -0700333 // Average Pooling normally use qu8_avgpool_params, but also initialize qu8_gavgpool_params in case it needs to switch
Marat Dukhan5868d802020-03-19 17:18:45 -0700334 // to Global Average Pooling operation.
335 struct {
Marat Dukhan08b7a972020-07-14 18:17:29 -0700336 union xnn_qu8_avgpool_params qu8_avgpool;
337 union xnn_qu8_avgpool_params qu8_gavgpool;
Marat Dukhan5868d802020-03-19 17:18:45 -0700338 };
Marat Dukhandc5c1482021-08-16 09:03:15 -0700339 union xnn_s8_minmax_params s8_minmax;
Marat Dukhanc3065f52020-06-04 13:33:32 -0700340 union xnn_u8_minmax_params u8_minmax;
341 } params;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700342 enum xnn_operator_type type;
343 struct xnn_ukernel ukernel;
344
345 struct compute_parameters compute;
346 struct compute_parameters compute2;
347 union {
XNNPACK Teamb455b122019-09-27 18:10:33 -0700348 struct argmax_pooling_context argmax_pooling;
349 struct average_pooling_context average_pooling;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700350 struct channel_shuffle_context channel_shuffle;
Marat Dukhan1f29b802020-05-15 23:46:39 -0700351 struct conv2d_context conv2d;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700352 struct dwconv2d_context dwconv2d;
353 struct dwconv_context dwconv;
Marat Dukhanad71b9a2020-11-20 00:01:51 -0800354 struct depthtospace2d_chw2hwc_context depthtospace2d_chw;
Marat Dukhan0e521172020-11-25 13:10:04 -0800355 struct depthtospace2d_hwc_context depthtospace2d_hwc;
Marat Dukhanca2733c2019-11-15 23:21:17 -0800356 struct elementwise_binary_context elementwise_binary;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700357 struct gemm_context gemm;
Marat Dukhanefc47b82019-11-18 09:25:38 -0800358 struct global_average_pooling_nwc_context global_average_pooling_nwc;
359 struct global_average_pooling_ncw_context global_average_pooling_ncw;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700360 struct igemm_context igemm;
361 struct lut_contiguous_context lut_contiguous;
362 struct lut_strided_context lut_strided;
363 struct max_pooling_context max_pooling;
Marat Dukhan4662b192020-05-21 15:52:03 -0700364 struct pad_context pad;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700365 struct pixelwise_average_pooling_context pixelwise_average_pooling;
366 struct prelu_context prelu;
Marat Dukhan69722492019-11-11 19:55:50 -0800367 struct resize_bilinear_context resize_bilinear;
Artsiom Ablavatski97918102020-10-27 15:52:59 -0700368 struct resize_bilinear_chw_context resize_bilinear_chw;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700369 struct spmm_context spmm;
370 struct subconv_context subconv;
Marat Dukhan29954272020-02-13 17:56:11 -0800371 struct subgemm_context subgemm;
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800372 struct f32_three_pass_softmax_context f32_three_pass_softmax;
373 struct u8_softmax_context u8_softmax;
XNNPACK Teamb455b122019-09-27 18:10:33 -0700374 struct univector_contiguous_context univector_contiguous;
375 struct univector_strided_context univector_strided;
376 struct unpooling_context unpooling;
377 struct vmulcaddc_context vmulcaddc;
378 } context;
379
380 enum xnn_run_state state;
Marat Dukhan9cbaa632020-11-24 21:28:50 -0800381};