Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / XNNPACK / bdf1099b81368c07de1691cd6ad041977056470e / . / CMakeLists.txt
blob: 9fe9324414153c8639d8c21b1a92c650f8cd1ba7 [file] [log] [blame]
Frank Barcharda49e41f2021-08-31 20:30:24 -0700[diff] [blame]1
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]2# Copyright (c) Facebook, Inc. and its affiliates.
3# All rights reserved.
4#
5# Copyright 2019 Google LLC
6#
7# This source code is licensed under the BSD-style license found in the
8# LICENSE file in the root directory of this source tree.
9
10CMAKE_MINIMUM_REQUIRED(VERSION 3.5 FATAL_ERROR)
11
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]12# ---[ Project and semantic versioning.
13PROJECT(XNNPACK C CXX ASM)
14
15# ---[ Options.
16SET(XNNPACK_LIBRARY_TYPE "default" CACHE STRING "Type of library (shared, static, or default) to build")
17SET_PROPERTY(CACHE XNNPACK_LIBRARY_TYPE PROPERTY STRINGS default static shared)
Marat Dukhanefc184a2020-02-13 09:47:01 -0800[diff] [blame]18OPTION(XNNPACK_ENABLE_ASSEMBLY "Build XNNPACK with assembly micro-kernels" ON)
Chao Mei6ddfc602020-05-13 22:29:36 -0700[diff] [blame]19OPTION(XNNPACK_ENABLE_MEMOPT "Build XNNPACK with optimized memory allocation scheme" ON)
Marat Dukhanb36582b2020-12-08 11:16:28 -0800[diff] [blame]20OPTION(XNNPACK_ENABLE_SPARSE "Build XNNPACK with graph rewriting for sparse inference" ON)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]21OPTION(XNNPACK_BUILD_TESTS "Build XNNPACK unit tests" ON)
22OPTION(XNNPACK_BUILD_BENCHMARKS "Build XNNPACK benchmarks" ON)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]23OPTION(XNNPACK_USE_SYSTEM_LIBS "Use system-provided dependency libraries" OFF)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]24
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]25# --- [ Determine target processor
26SET(XNNPACK_TARGET_PROCESSOR "${CMAKE_SYSTEM_PROCESSOR}")
Chester Liu25bab072020-12-24 17:07:10 +0800[diff] [blame]27IF(CMAKE_SYSTEM_NAME STREQUAL "Darwin" AND CMAKE_OSX_ARCHITECTURES MATCHES "^(x86_64|arm64|arm64e)$")
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]28 SET(XNNPACK_TARGET_PROCESSOR "${CMAKE_OSX_ARCHITECTURES}")
29ENDIF()
30
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]31# ---[ CMake options
Marat Dukhanbcbae1e2020-04-13 10:54:18 -0700[diff] [blame]32INCLUDE(GNUInstallDirs)
33
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]34IF(XNNPACK_BUILD_TESTS)
35 ENABLE_TESTING()
36ENDIF()
37
Marat Dukhanefc184a2020-02-13 09:47:01 -0800[diff] [blame]38IF(XNNPACK_ENABLE_ASSEMBLY)
39 ADD_DEFINITIONS(-DXNN_ENABLE_ASSEMBLY=1)
40ELSE()
41 ADD_DEFINITIONS(-DXNN_ENABLE_ASSEMBLY=0)
42ENDIF()
43
Chao Mei6ddfc602020-05-13 22:29:36 -0700[diff] [blame]44IF(XNNPACK_ENABLE_MEMOPT)
45 ADD_DEFINITIONS(-DXNN_ENABLE_MEMOPT=1)
46ELSE()
47 ADD_DEFINITIONS(-DXNN_ENABLE_MEMOPT=0)
48ENDIF()
49
Marat Dukhanb36582b2020-12-08 11:16:28 -0800[diff] [blame]50IF(XNNPACK_ENABLE_SPARSE)
51 ADD_DEFINITIONS(-DXNN_ENABLE_SPARSE=1)
52ELSE()
53 ADD_DEFINITIONS(-DXNN_ENABLE_SPARSE=0)
54ENDIF()
55
Marat Dukhan8a9be592020-05-09 21:49:19 -0700[diff] [blame]56IF(CMAKE_C_COMPILER_ID STREQUAL "MSVC")
Marat Dukhan1b555e02020-04-14 22:40:29 -0700[diff] [blame]57 # Disable "unary minus operator applied to unsigned type, result still unsigned" warning
58 ADD_COMPILE_OPTIONS("/wd4146")
59ENDIF()
60
Marat Dukhan8a9be592020-05-09 21:49:19 -0700[diff] [blame]61IF(CMAKE_CXX_COMPILER_ID STREQUAL "GNU")
62 # Disable "note: parameter passing for argument of type ... changed/will change in ..."
63 ADD_COMPILE_OPTIONS("-Wno-psabi")
64ENDIF()
65
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]66# ---[ Build flags
67IF(NOT CMAKE_SYSTEM_PROCESSOR)
68 IF(IOS)
69 LIST(LENGTH IOS_ARCH IOS_ARCH_COUNT)
70 IF(IOS_ARCH_COUNT GREATER 1)
71 MESSAGE(FATAL_ERROR "Unsupported XNNPACK build with multiple iOS architectures (${IOS_ARCH}). "
72 "Specify a single architecture in IOS_ARCH and re-configure. ")
73 ENDIF()
Yasuhiro Matsumoto462be052020-02-29 13:41:14 +0900[diff] [blame]74 IF(NOT IOS_ARCH MATCHES "^(i386|x86_64|AMD64|armv7.*|arm64.*)$")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]75 MESSAGE(FATAL_ERROR "Unrecognized IOS_ARCH = ${IOS_ARCH}")
76 ENDIF()
77 ELSE()
78 MESSAGE(FATAL_ERROR "CMAKE_SYSTEM_PROCESSOR is not defined")
79 ENDIF()
Marat Dukhane3cb19b2021-05-07 03:38:49 -0700[diff] [blame]80ELSEIF(NOT XNNPACK_TARGET_PROCESSOR MATCHES "^(i[3-6]86|x86|x86_64|AMD64|armv[5-8].*|aarch64|arm64.*|riscv(32|64|128))$")
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]81 MESSAGE(FATAL_ERROR "Unrecognized XNNPACK_TARGET_PROCESSOR = ${XNNPACK_TARGET_PROCESSOR}")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]82ENDIF()
83
84IF(NOT CMAKE_SYSTEM_NAME)
85 MESSAGE(FATAL_ERROR "CMAKE_SYSTEM_NAME not defined")
Marat Dukhan78583c72020-04-26 22:00:43 -0700[diff] [blame]86ELSEIF(NOT CMAKE_SYSTEM_NAME MATCHES "^(Darwin|Linux|Android|Windows|CYGWIN|MSYS)$")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]87 MESSAGE(FATAL_ERROR "Unrecognized CMAKE_SYSTEM_NAME = ${CMAKE_SYSTEM_NAME}")
88ENDIF()
89
90# ---[ Download deps
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]91IF(NOT XNNPACK_USE_SYSTEM_LIBS)
92 IF(NOT DEFINED CLOG_SOURCE_DIR)
93 MESSAGE(STATUS "Downloading clog to ${CMAKE_BINARY_DIR}/clog-source (define CLOG_SOURCE_DIR to avoid it)")
94 CONFIGURE_FILE(cmake/DownloadCLog.cmake "${CMAKE_BINARY_DIR}/clog-download/CMakeLists.txt")
95 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
96 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/clog-download")
97 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
98 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/clog-download")
99 SET(CLOG_SOURCE_DIR "${CMAKE_BINARY_DIR}/clog-source" CACHE STRING "clog source directory")
100 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]101
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]102 IF(NOT DEFINED CPUINFO_SOURCE_DIR)
103 MESSAGE(STATUS "Downloading cpuinfo to ${CMAKE_BINARY_DIR}/cpuinfo-source (define CPUINFO_SOURCE_DIR to avoid it)")
104 CONFIGURE_FILE(cmake/DownloadCpuinfo.cmake "${CMAKE_BINARY_DIR}/cpuinfo-download/CMakeLists.txt")
105 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
106 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/cpuinfo-download")
107 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
108 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/cpuinfo-download")
109 SET(CPUINFO_SOURCE_DIR "${CMAKE_BINARY_DIR}/cpuinfo-source" CACHE STRING "cpuinfo source directory")
110 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]111
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]112 IF(NOT DEFINED FP16_SOURCE_DIR)
113 MESSAGE(STATUS "Downloading FP16 to ${CMAKE_BINARY_DIR}/FP16-source (define FP16_SOURCE_DIR to avoid it)")
114 CONFIGURE_FILE(cmake/DownloadFP16.cmake "${CMAKE_BINARY_DIR}/FP16-download/CMakeLists.txt")
115 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
116 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/FP16-download")
117 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
118 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/FP16-download")
119 SET(FP16_SOURCE_DIR "${CMAKE_BINARY_DIR}/FP16-source" CACHE STRING "FP16 source directory")
120 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]121
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]122 IF(NOT DEFINED FXDIV_SOURCE_DIR)
123 MESSAGE(STATUS "Downloading FXdiv to ${CMAKE_BINARY_DIR}/FXdiv-source (define FXDIV_SOURCE_DIR to avoid it)")
124 CONFIGURE_FILE(cmake/DownloadFXdiv.cmake "${CMAKE_BINARY_DIR}/FXdiv-download/CMakeLists.txt")
125 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
126 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/FXdiv-download")
127 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
128 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/FXdiv-download")
129 SET(FXDIV_SOURCE_DIR "${CMAKE_BINARY_DIR}/FXdiv-source" CACHE STRING "FXdiv source directory")
130 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]131
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]132 IF(NOT DEFINED PTHREADPOOL_SOURCE_DIR)
133 MESSAGE(STATUS "Downloading pthreadpool to ${CMAKE_BINARY_DIR}/pthreadpool-source (define PTHREADPOOL_SOURCE_DIR to avoid it)")
134 CONFIGURE_FILE(cmake/DownloadPThreadPool.cmake "${CMAKE_BINARY_DIR}/pthreadpool-download/CMakeLists.txt")
135 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
136 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/pthreadpool-download")
137 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
138 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/pthreadpool-download")
139 SET(PTHREADPOOL_SOURCE_DIR "${CMAKE_BINARY_DIR}/pthreadpool-source" CACHE STRING "pthreadpool source directory")
140 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]141
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]142 IF(XNNPACK_BUILD_TESTS AND NOT DEFINED GOOGLETEST_SOURCE_DIR)
143 MESSAGE(STATUS "Downloading Google Test to ${CMAKE_BINARY_DIR}/googletest-source (define GOOGLETEST_SOURCE_DIR to avoid it)")
144 CONFIGURE_FILE(cmake/DownloadGoogleTest.cmake "${CMAKE_BINARY_DIR}/googletest-download/CMakeLists.txt")
145 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
146 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/googletest-download")
147 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
148 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/googletest-download")
149 SET(GOOGLETEST_SOURCE_DIR "${CMAKE_BINARY_DIR}/googletest-source" CACHE STRING "Google Test source directory")
150 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]151
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]152 IF(XNNPACK_BUILD_BENCHMARKS AND NOT DEFINED GOOGLEBENCHMARK_SOURCE_DIR)
153 MESSAGE(STATUS "Downloading Google Benchmark to ${CMAKE_BINARY_DIR}/googlebenchmark-source (define GOOGLEBENCHMARK_SOURCE_DIR to avoid it)")
154 CONFIGURE_FILE(cmake/DownloadGoogleBenchmark.cmake "${CMAKE_BINARY_DIR}/googlebenchmark-download/CMakeLists.txt")
155 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" -G "${CMAKE_GENERATOR}" .
156 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/googlebenchmark-download")
157 EXECUTE_PROCESS(COMMAND "${CMAKE_COMMAND}" --build .
158 WORKING_DIRECTORY "${CMAKE_BINARY_DIR}/googlebenchmark-download")
159 SET(GOOGLEBENCHMARK_SOURCE_DIR "${CMAKE_BINARY_DIR}/googlebenchmark-source" CACHE STRING "Google Benchmark source directory")
160 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]161ENDIF()
162
163# ---[ XNNPACK library
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]164SET(OPERATOR_SRCS
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]165 src/operators/argmax-pooling-nhwc.c
166 src/operators/average-pooling-nhwc.c
167 src/operators/binary-elementwise-nd.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]168 src/operators/channel-shuffle-nc.c
Marat Dukhan065b11e2020-05-22 09:49:41 -0700[diff] [blame]169 src/operators/constant-pad-nd.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]170 src/operators/convolution-nchw.c
171 src/operators/convolution-nhwc.c
172 src/operators/deconvolution-nhwc.c
Marat Dukhan13b68f22020-11-12 11:55:19 -0800[diff] [blame]173 src/operators/depth-to-space-nchw2nhwc.c
Marat Dukhan0e521172020-11-25 13:10:04 -0800[diff] [blame]174 src/operators/depth-to-space-nhwc.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]175 src/operators/fully-connected-nc.c
176 src/operators/global-average-pooling-ncw.c
177 src/operators/global-average-pooling-nwc.c
Marat Dukhanf6c991e2021-09-09 01:10:40 -0700[diff] [blame]178 src/operators/lut-elementwise-nc.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]179 src/operators/max-pooling-nhwc.c
180 src/operators/prelu-nc.c
Artsiom Ablavatski97918102020-10-27 15:52:59 -0700[diff] [blame]181 src/operators/resize-bilinear-nchw.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]182 src/operators/resize-bilinear-nhwc.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]183 src/operators/softmax-nc.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]184 src/operators/unary-elementwise-nc.c
Marat Dukhane8265432020-04-28 18:42:59 -0700[diff] [blame]185 src/operators/unpooling-nhwc.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]186
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]187SET(SUBGRAPH_SRCS
Marat Dukhan5fab4092020-06-10 01:28:28 -0700[diff] [blame]188 src/subgraph/abs.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]189 src/subgraph/add2.c
190 src/subgraph/argmax-pooling-2d.c
191 src/subgraph/average-pooling-2d.c
Marat Dukhan5fab4092020-06-10 01:28:28 -0700[diff] [blame]192 src/subgraph/bankers-rounding.c
Im Sunghoonea2088b2020-06-15 03:17:07 +0900[diff] [blame]193 src/subgraph/ceiling.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]194 src/subgraph/clamp.c
Marat Dukhan20483c72021-12-05 09:56:40 -0800[diff] [blame]195 src/subgraph/convert.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]196 src/subgraph/convolution-2d.c
197 src/subgraph/deconvolution-2d.c
Artsiom Ablavatskibbe85062020-11-05 14:07:37 -0800[diff] [blame]198 src/subgraph/depth-to-space.c
Frank Barchard9cef5ea2020-11-18 14:52:08 -0800[diff] [blame]199 src/subgraph/depthwise-convolution-2d.c
Marat Dukhan9d3a4592020-06-05 16:52:42 -0700[diff] [blame]200 src/subgraph/divide.c
Marat Dukhana1600202020-12-01 22:17:16 -0800[diff] [blame]201 src/subgraph/elu.c
Marat Dukhan5fab4092020-06-10 01:28:28 -0700[diff] [blame]202 src/subgraph/floor.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]203 src/subgraph/fully-connected.c
Marat Dukhana059b7d2020-06-11 11:41:27 -0700[diff] [blame]204 src/subgraph/global-average-pooling-2d.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]205 src/subgraph/hardswish.c
Marat Dukhan5bbebac2020-06-10 19:42:15 -0700[diff] [blame]206 src/subgraph/leaky-relu.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]207 src/subgraph/max-pooling-2d.c
Marat Dukhan9d3a4592020-06-05 16:52:42 -0700[diff] [blame]208 src/subgraph/maximum2.c
209 src/subgraph/minimum2.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]210 src/subgraph/multiply2.c
Marat Dukhan5fab4092020-06-10 01:28:28 -0700[diff] [blame]211 src/subgraph/negate.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]212 src/subgraph/prelu.c
213 src/subgraph/sigmoid.c
214 src/subgraph/softmax.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]215 src/subgraph/square-root.c
216 src/subgraph/square.c
217 src/subgraph/squared-difference.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]218 src/subgraph/static-constant-pad.c
Marat Dukhand27202d2020-07-09 23:43:40 -0700[diff] [blame]219 src/subgraph/static-reshape.c
Marat Dukhanaff24e22020-07-23 01:43:58 -0700[diff] [blame]220 src/subgraph/static-resize-bilinear-2d.c
Marat Dukhan9d3a4592020-06-05 16:52:42 -0700[diff] [blame]221 src/subgraph/subtract.c
Marat Dukhan95e8b7a2020-06-03 12:46:26 -0700[diff] [blame]222 src/subgraph/unpooling-2d.c)
223
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]224SET(LOGGING_SRCS
Marat Dukhanccd3a1d2021-03-29 16:03:12 -0700[diff] [blame]225 src/datatype-strings.c
Marat Dukhan3b59de22020-06-03 20:15:19 -0700[diff] [blame]226 src/operator-strings.c
227 src/subgraph-strings.c)
228
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]229SET(COLD_SRCS ${OPERATOR_SRCS} ${SUBGRAPH_SRCS} ${LOGGING_SRCS})
230LIST(APPEND COLD_SRCS
Marat Dukhan496389f2021-04-07 15:47:12 -0700[diff] [blame]231 src/allocator.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]232 src/init.c
Chao Mei6ddfc602020-05-13 22:29:36 -0700[diff] [blame]233 src/memory-planner.c
Marat Dukhan98ca6352020-02-03 12:53:02 -0800[diff] [blame]234 src/operator-delete.c
235 src/runtime.c
236 src/subgraph.c
237 src/tensor.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]238
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]239SET(HOT_SRCS
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]240 src/indirection.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]241 src/operator-run.c
242 src/packing.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]243
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]244SET(TABLE_SRCS
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]245 src/tables/exp2-k-over-64.c
Marat Dukhan1f256fc2020-09-24 21:27:14 -0700[diff] [blame]246 src/tables/exp2-k-over-2048.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]247 src/tables/exp2minus-k-over-4.c
248 src/tables/exp2minus-k-over-8.c
Marat Dukhan79fd7302020-11-28 22:24:06 -0800[diff] [blame]249 src/tables/exp2minus-k-over-16.c
Marat Dukhan1f256fc2020-09-24 21:27:14 -0700[diff] [blame]250 src/tables/exp2minus-k-over-64.c
251 src/tables/exp2minus-k-over-2048.c)
Marat Dukhan3a77ea72019-12-23 12:10:24 -0800[diff] [blame]252
Marat Dukhane0f15ad2021-12-22 15:15:25 -0800[diff] [blame]253SET(JIT_SRCS
Zhi An Ng6883abb2021-12-14 10:13:18 -0800[diff] [blame]254 src/jit/aarch32-assembler.cc
255 src/jit/memory.c)
Zhi An Ngb559fe92021-12-06 09:25:38 -0800[diff] [blame]256
Marat Dukhane0f15ad2021-12-22 15:15:25 -0800[diff] [blame]257SET(PROD_SCALAR_PORTABLE_MICROKERNEL_SRCS
258 src/params-init.c
259 src/u8-lut32norm/scalar.c
260 src/x8-lut/gen/lut-scalar-x4.c
261 src/x32-depthtospace2d-chw2hwc/scalar.c
262 src/xx-copy/memcpy.c)
263
264SET(PROD_SCALAR_AARCH32_MICROKERNEL_SRCS
Marat Dukhan134f9842021-12-29 19:57:31 -0800[diff] [blame]265 src/f16-f32-vcvt/gen/vcvt-scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]266 src/f32-argmaxpool/4x-scalar-c1.c
267 src/f32-argmaxpool/9p8x-scalar-c1.c
268 src/f32-argmaxpool/9x-scalar-c1.c
269 src/f32-avgpool/9p8x-minmax-scalar-c1.c
270 src/f32-avgpool/9x-minmax-scalar-c1.c
271 src/f32-conv-hwc/3x3s2p0p1c3x4-scalar-1x1.c
272 src/f32-conv-hwc/3x3s2p1c3x4-scalar-1x1.c
273 src/f32-conv-hwc2chw/3x3s2p1c3x4-scalar-1x1.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]274 src/f32-dwconv/gen/up1x3-minmax-scalar-acc2.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]275 src/f32-dwconv/gen/up1x3-scalar-acc2.c
Frank Barchard66ae2572021-11-02 17:36:21 -0700[diff] [blame]276 src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]277 src/f32-dwconv/gen/up1x4-scalar-acc2.c
278 src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c
279 src/f32-dwconv/gen/up1x9-scalar-acc2.c
280 src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c
281 src/f32-dwconv/gen/up1x25-scalar-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]282 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-4x1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]283 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-2x1-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]284 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]285 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc2.c
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]286 src/f32-f16-vcvt/gen/vcvt-scalar-fabsf-x2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]287 src/f32-gavgpool-cw/scalar-x1.c
288 src/f32-gavgpool/7p7x-minmax-scalar-c1.c
289 src/f32-gavgpool/7x-minmax-scalar-c1.c
290 src/f32-gemm/gen/1x4-minmax-scalar.c
291 src/f32-gemm/gen/1x4-relu-scalar.c
292 src/f32-gemm/gen/1x4-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]293 src/f32-gemm/gen/4x2-minmax-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]294 src/f32-gemm/gen/4x2-scalar.c
295 src/f32-gemm/gen/4x4-minmax-scalar.c
296 src/f32-gemm/gen/4x4-relu-scalar.c
297 src/f32-gemm/gen/4x4-scalar.c
298 src/f32-ibilinear-chw/gen/scalar-p4.c
299 src/f32-ibilinear/gen/scalar-c2.c
300 src/f32-igemm/gen/1x4-minmax-scalar.c
301 src/f32-igemm/gen/1x4-relu-scalar.c
302 src/f32-igemm/gen/1x4-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]303 src/f32-igemm/gen/4x2-minmax-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]304 src/f32-igemm/gen/4x2-scalar.c
305 src/f32-igemm/gen/4x4-minmax-scalar.c
306 src/f32-igemm/gen/4x4-relu-scalar.c
307 src/f32-igemm/gen/4x4-scalar.c
308 src/f32-maxpool/9p8x-minmax-scalar-c1.c
309 src/f32-pavgpool/9p8x-minmax-scalar-c1.c
310 src/f32-pavgpool/9x-minmax-scalar-c1.c
311 src/f32-prelu/gen/scalar-2x4.c
Marat Dukhanbdf10992022-01-04 09:20:14 -0800[diff] [blame^]312 src/f32-qs8-vcvt/gen/vcvt-scalar-imagic-x4.c
313 src/f32-qu8-vcvt/gen/vcvt-scalar-imagic-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]314 src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc2.c
315 src/f32-rmax/scalar.c
316 src/f32-spmm/gen/8x1-minmax-scalar.c
317 src/f32-spmm/gen/8x2-minmax-scalar.c
318 src/f32-spmm/gen/8x4-minmax-scalar.c
319 src/f32-vbinary/gen/vadd-minmax-scalar-x8.c
320 src/f32-vbinary/gen/vaddc-minmax-scalar-x8.c
321 src/f32-vbinary/gen/vdiv-minmax-scalar-x2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]322 src/f32-vbinary/gen/vdivc-minmax-scalar-x2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]323 src/f32-vbinary/gen/vmax-scalar-x8.c
324 src/f32-vbinary/gen/vmaxc-scalar-x8.c
325 src/f32-vbinary/gen/vmin-scalar-x8.c
326 src/f32-vbinary/gen/vminc-scalar-x8.c
327 src/f32-vbinary/gen/vmul-minmax-scalar-x8.c
328 src/f32-vbinary/gen/vmulc-minmax-scalar-x8.c
329 src/f32-vbinary/gen/vrdivc-minmax-scalar-x2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]330 src/f32-vbinary/gen/vrsubc-minmax-scalar-x8.c
331 src/f32-vbinary/gen/vsqrdiff-scalar-x8.c
332 src/f32-vbinary/gen/vsqrdiffc-scalar-x8.c
333 src/f32-vbinary/gen/vsub-minmax-scalar-x8.c
334 src/f32-vbinary/gen/vsubc-minmax-scalar-x8.c
335 src/f32-vclamp/gen/vclamp-scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]336 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x4.c
337 src/f32-vhswish/gen/vhswish-scalar-x4.c
338 src/f32-vlrelu/gen/vlrelu-scalar-x4.c
339 src/f32-vmulcaddc/gen/c1-minmax-scalar-2x.c
340 src/f32-vrelu/gen/vrelu-scalar-x8.c
341 src/f32-vrnd/gen/vrndd-scalar-libm-x1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]342 src/f32-vrnd/gen/vrndne-scalar-libm-x1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]343 src/f32-vrnd/gen/vrndu-scalar-libm-x1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]344 src/f32-vrnd/gen/vrndz-scalar-libm-x1.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]345 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut64-p2-div-x2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]346 src/f32-vsqrt/gen/scalar-sqrt-x1.c
347 src/f32-vunary/gen/vabs-scalar-x4.c
348 src/f32-vunary/gen/vneg-scalar-x4.c
349 src/f32-vunary/gen/vsqr-scalar-x4.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]350 src/qc8-dwconv/gen/up2x9-minmax-fp32-scalar-fmagic.c
351 src/qc8-dwconv/gen/up2x25-minmax-fp32-scalar-fmagic.c
352 src/qc8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
353 src/qc8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
354 src/qc8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
355 src/qc8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
356 src/qs8-dwconv/gen/up1x9-minmax-fp32-scalar-fmagic.c
357 src/qs8-dwconv/gen/up1x25-minmax-fp32-scalar-fmagic.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]358 src/qs8-f32-vcvt/gen/vcvt-scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]359 src/qs8-gavgpool/gen/7p7x-minmax-scalar-c1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]360 src/qs8-gavgpool/gen/7x-minmax-scalar-c1.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]361 src/qs8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
362 src/qs8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
363 src/qs8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
364 src/qs8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
Marat Dukhan66a3ca12021-08-06 18:24:19 -0700[diff] [blame]365 src/qs8-vadd/gen/minmax-scalar-x1.c
Marat Dukhan66a3ca12021-08-06 18:24:19 -0700[diff] [blame]366 src/qs8-vaddc/gen/minmax-scalar-x1.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]367 src/qs8-vmul/gen/minmax-fp32-scalar-x4.c
368 src/qs8-vmulc/gen/minmax-fp32-scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]369 src/qu8-avgpool/9p8x-minmax-scalar-c1.c
370 src/qu8-avgpool/9x-minmax-scalar-c1.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]371 src/qu8-dwconv/gen/up1x9-minmax-fp32-scalar-fmagic.c
372 src/qu8-dwconv/gen/up1x25-minmax-fp32-scalar-fmagic.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]373 src/qu8-f32-vcvt/gen/vcvt-scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]374 src/qu8-gavgpool/7p7x-minmax-scalar-c1.c
375 src/qu8-gavgpool/7x-minmax-scalar-c1.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]376 src/qu8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
377 src/qu8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
378 src/qu8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
379 src/qu8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]380 src/qu8-vadd/gen/minmax-scalar-x1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]381 src/qu8-vaddc/gen/minmax-scalar-x1.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]382 src/qu8-vmul/gen/minmax-fp32-scalar-x4.c
383 src/qu8-vmulc/gen/minmax-fp32-scalar-x4.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]384 src/s8-ibilinear/gen/scalar-c1.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]385 src/s8-maxpool/9p8x-minmax-scalar-c1.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]386 src/s8-vclamp/scalar-x4.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]387 src/u8-ibilinear/gen/scalar-c1.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]388 src/u8-maxpool/9p8x-minmax-scalar-c1.c
389 src/u8-rmax/scalar.c
390 src/u8-vclamp/scalar-x4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]391 src/x8-zip/x2-scalar.c
392 src/x8-zip/x3-scalar.c
393 src/x8-zip/x4-scalar.c
394 src/x8-zip/xm-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]395 src/x32-packx/x2-scalar.c
396 src/x32-packx/x3-scalar.c
397 src/x32-packx/x4-scalar.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]398 src/x32-unpool/scalar.c
399 src/x32-zip/x2-scalar.c
400 src/x32-zip/x3-scalar.c
401 src/x32-zip/x4-scalar.c
402 src/x32-zip/xm-scalar.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]403 src/xx-fill/scalar-x16.c
404 src/xx-pad/scalar.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]405
406SET(ALL_SCALAR_MICROKERNEL_SRCS
Marat Dukhan134f9842021-12-29 19:57:31 -0800[diff] [blame]407 src/f16-f32-vcvt/gen/vcvt-scalar-x1.c
408 src/f16-f32-vcvt/gen/vcvt-scalar-x2.c
409 src/f16-f32-vcvt/gen/vcvt-scalar-x3.c
410 src/f16-f32-vcvt/gen/vcvt-scalar-x4.c
Ashkan Aliabadif866a452019-11-20 10:58:51 -0800[diff] [blame]411 src/f32-argmaxpool/4x-scalar-c1.c
412 src/f32-argmaxpool/9p8x-scalar-c1.c
413 src/f32-argmaxpool/9x-scalar-c1.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]414 src/f32-avgpool/9p8x-minmax-scalar-c1.c
415 src/f32-avgpool/9x-minmax-scalar-c1.c
Marat Dukhan441e2212019-12-04 18:30:49 -0800[diff] [blame]416 src/f32-conv-hwc/3x3s2p0p1c3x4-scalar-1x1.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]417 src/f32-conv-hwc/3x3s2p1c3x4-scalar-1x1.c
Marat Dukhan1f29b802020-05-15 23:46:39 -0700[diff] [blame]418 src/f32-conv-hwc2chw/3x3s2p1c3x4-scalar-1x1.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]419 src/f32-dwconv/gen/up1x3-minmax-scalar-acc2.c
420 src/f32-dwconv/gen/up1x3-minmax-scalar.c
421 src/f32-dwconv/gen/up1x3-scalar-acc2.c
422 src/f32-dwconv/gen/up1x3-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]423 src/f32-dwconv/gen/up1x4-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]424 src/f32-dwconv/gen/up1x4-minmax-scalar.c
425 src/f32-dwconv/gen/up1x4-scalar-acc2.c
426 src/f32-dwconv/gen/up1x4-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]427 src/f32-dwconv/gen/up1x9-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]428 src/f32-dwconv/gen/up1x9-minmax-scalar.c
429 src/f32-dwconv/gen/up1x9-scalar-acc2.c
430 src/f32-dwconv/gen/up1x9-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]431 src/f32-dwconv/gen/up1x25-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]432 src/f32-dwconv/gen/up1x25-minmax-scalar.c
433 src/f32-dwconv/gen/up1x25-scalar-acc2.c
434 src/f32-dwconv/gen/up1x25-scalar.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]435 src/f32-dwconv/gen/up2x3-minmax-scalar-acc2.c
436 src/f32-dwconv/gen/up2x3-minmax-scalar.c
437 src/f32-dwconv/gen/up2x3-scalar-acc2.c
438 src/f32-dwconv/gen/up2x3-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]439 src/f32-dwconv/gen/up2x4-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]440 src/f32-dwconv/gen/up2x4-minmax-scalar.c
441 src/f32-dwconv/gen/up2x4-scalar-acc2.c
442 src/f32-dwconv/gen/up2x4-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]443 src/f32-dwconv/gen/up2x9-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]444 src/f32-dwconv/gen/up2x9-minmax-scalar.c
445 src/f32-dwconv/gen/up2x9-scalar-acc2.c
446 src/f32-dwconv/gen/up2x9-scalar.c
Marat Dukhan163a7e62020-04-09 04:19:26 -0700[diff] [blame]447 src/f32-dwconv/gen/up2x25-minmax-scalar-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]448 src/f32-dwconv/gen/up2x25-minmax-scalar.c
449 src/f32-dwconv/gen/up2x25-scalar-acc2.c
450 src/f32-dwconv/gen/up2x25-scalar.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]451 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc2.c
452 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc3.c
453 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1-acc4.c
Marat Dukhan91249d22020-10-24 12:02:51 -0700[diff] [blame]454 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-1x1.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]455 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-2x1-acc2.c
Marat Dukhan91249d22020-10-24 12:02:51 -0700[diff] [blame]456 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-2x1.c
457 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-3x1.c
458 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-4x1.c
459 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-5x1.c
460 src/f32-dwconv2d-chw/gen/3x3p1-minmax-scalar-6x1.c
Marat Dukhancf5b3c32020-10-25 19:21:10 -0700[diff] [blame]461 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc2.c
462 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc3.c
463 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1-acc4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]464 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-1x1.c
Marat Dukhancf5b3c32020-10-25 19:21:10 -0700[diff] [blame]465 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-2x1-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]466 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-2x1.c
467 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-3x1.c
468 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-scalar-4x1.c
Marat Dukhanc4efb002020-10-25 23:14:47 -0700[diff] [blame]469 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc2.c
470 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc3.c
471 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc4.c
472 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1-acc5.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]473 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-1x1.c
Marat Dukhanc4efb002020-10-25 23:14:47 -0700[diff] [blame]474 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc2.c
475 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1-acc3.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]476 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-2x1.c
Marat Dukhanc4efb002020-10-25 23:14:47 -0700[diff] [blame]477 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-3x1-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]478 src/f32-dwconv2d-chw/gen/5x5p2-minmax-scalar-3x1.c
Marat Dukhan29c0c332020-10-28 22:11:00 -0700[diff] [blame]479 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc2.c
480 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc3.c
481 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc4.c
482 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1-acc5.c
483 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-1x1.c
484 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc2.c
485 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1-acc3.c
486 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-2x1.c
487 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-3x1-acc2.c
488 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-scalar-3x1.c
Marat Dukhan1fe89952021-11-10 01:27:15 -0800[diff] [blame]489 src/f32-f16-vcvt/gen/vcvt-scalar-bitcast-x1.c
490 src/f32-f16-vcvt/gen/vcvt-scalar-bitcast-x2.c
491 src/f32-f16-vcvt/gen/vcvt-scalar-bitcast-x3.c
492 src/f32-f16-vcvt/gen/vcvt-scalar-bitcast-x4.c
493 src/f32-f16-vcvt/gen/vcvt-scalar-fabsf-x1.c
494 src/f32-f16-vcvt/gen/vcvt-scalar-fabsf-x2.c
495 src/f32-f16-vcvt/gen/vcvt-scalar-fabsf-x3.c
496 src/f32-f16-vcvt/gen/vcvt-scalar-fabsf-x4.c
Marat Dukhan1f29b802020-05-15 23:46:39 -0700[diff] [blame]497 src/f32-gavgpool-cw/scalar-x1.c
Marat Dukhanb9d07cf2020-04-11 20:25:31 -0700[diff] [blame]498 src/f32-gavgpool/7p7x-minmax-scalar-c1.c
499 src/f32-gavgpool/7x-minmax-scalar-c1.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]500 src/f32-gemm/gen-inc/1x4inc-minmax-scalar.c
501 src/f32-gemm/gen-inc/2x4inc-minmax-scalar.c
502 src/f32-gemm/gen-inc/4x4inc-minmax-scalar.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]503 src/f32-gemm/gen/1x4-minmax-scalar.c
504 src/f32-gemm/gen/1x4-relu-scalar.c
505 src/f32-gemm/gen/1x4-scalar.c
506 src/f32-gemm/gen/2x4-minmax-scalar.c
507 src/f32-gemm/gen/2x4-relu-scalar.c
508 src/f32-gemm/gen/2x4-scalar.c
509 src/f32-gemm/gen/4x2-minmax-scalar.c
510 src/f32-gemm/gen/4x2-relu-scalar.c
511 src/f32-gemm/gen/4x2-scalar.c
512 src/f32-gemm/gen/4x4-minmax-scalar.c
513 src/f32-gemm/gen/4x4-relu-scalar.c
514 src/f32-gemm/gen/4x4-scalar.c
Marat Dukhan9f426b42020-10-21 11:18:35 -0700[diff] [blame]515 src/f32-ibilinear-chw/gen/scalar-p1.c
516 src/f32-ibilinear-chw/gen/scalar-p2.c
517 src/f32-ibilinear-chw/gen/scalar-p4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]518 src/f32-ibilinear/gen/scalar-c1.c
519 src/f32-ibilinear/gen/scalar-c2.c
520 src/f32-ibilinear/gen/scalar-c4.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]521 src/f32-igemm/gen/1x4-minmax-scalar.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]522 src/f32-igemm/gen/1x4-relu-scalar.c
523 src/f32-igemm/gen/1x4-scalar.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]524 src/f32-igemm/gen/2x4-minmax-scalar.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]525 src/f32-igemm/gen/2x4-relu-scalar.c
526 src/f32-igemm/gen/2x4-scalar.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]527 src/f32-igemm/gen/4x2-minmax-scalar.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]528 src/f32-igemm/gen/4x2-relu-scalar.c
529 src/f32-igemm/gen/4x2-scalar.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]530 src/f32-igemm/gen/4x4-minmax-scalar.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]531 src/f32-igemm/gen/4x4-relu-scalar.c
532 src/f32-igemm/gen/4x4-scalar.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]533 src/f32-maxpool/9p8x-minmax-scalar-c1.c
534 src/f32-pavgpool/9p8x-minmax-scalar-c1.c
535 src/f32-pavgpool/9x-minmax-scalar-c1.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]536 src/f32-ppmm/gen/2x4-minmax-scalar.c
537 src/f32-ppmm/gen/3x3-minmax-scalar.c
538 src/f32-ppmm/gen/4x2-minmax-scalar.c
539 src/f32-ppmm/gen/4x4-minmax-scalar.c
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]540 src/f32-prelu/gen/scalar-2x1.c
541 src/f32-prelu/gen/scalar-2x4.c
Marat Dukhanbdf10992022-01-04 09:20:14 -0800[diff] [blame^]542 src/f32-qs8-vcvt/gen/vcvt-scalar-fmagic-x1.c
543 src/f32-qs8-vcvt/gen/vcvt-scalar-fmagic-x2.c
544 src/f32-qs8-vcvt/gen/vcvt-scalar-fmagic-x3.c
545 src/f32-qs8-vcvt/gen/vcvt-scalar-fmagic-x4.c
546 src/f32-qs8-vcvt/gen/vcvt-scalar-imagic-x1.c
547 src/f32-qs8-vcvt/gen/vcvt-scalar-imagic-x2.c
548 src/f32-qs8-vcvt/gen/vcvt-scalar-imagic-x3.c
549 src/f32-qs8-vcvt/gen/vcvt-scalar-imagic-x4.c
550 src/f32-qu8-vcvt/gen/vcvt-scalar-fmagic-x1.c
551 src/f32-qu8-vcvt/gen/vcvt-scalar-fmagic-x2.c
552 src/f32-qu8-vcvt/gen/vcvt-scalar-fmagic-x3.c
553 src/f32-qu8-vcvt/gen/vcvt-scalar-fmagic-x4.c
554 src/f32-qu8-vcvt/gen/vcvt-scalar-imagic-x1.c
555 src/f32-qu8-vcvt/gen/vcvt-scalar-imagic-x2.c
556 src/f32-qu8-vcvt/gen/vcvt-scalar-imagic-x3.c
557 src/f32-qu8-vcvt/gen/vcvt-scalar-imagic-x4.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]558 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x1.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]559 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]560 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x2.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]561 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc2.c
562 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]563 src/f32-raddstoreexpminusmax/gen/scalar-lut64-p2-x4.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]564 src/f32-raddstoreexpminusmax/gen/scalar-p5-x1.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]565 src/f32-raddstoreexpminusmax/gen/scalar-p5-x2-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]566 src/f32-raddstoreexpminusmax/gen/scalar-p5-x2.c
Marat Dukhanf46f6752020-01-21 11:03:49 -0800[diff] [blame]567 src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc2.c
568 src/f32-raddstoreexpminusmax/gen/scalar-p5-x4-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]569 src/f32-raddstoreexpminusmax/gen/scalar-p5-x4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]570 src/f32-rmax/scalar.c
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]571 src/f32-spmm/gen/1x1-minmax-scalar-pipelined.c
572 src/f32-spmm/gen/1x1-minmax-scalar.c
573 src/f32-spmm/gen/2x1-minmax-scalar-pipelined.c
574 src/f32-spmm/gen/2x1-minmax-scalar.c
575 src/f32-spmm/gen/4x1-minmax-scalar-pipelined.c
576 src/f32-spmm/gen/4x1-minmax-scalar.c
577 src/f32-spmm/gen/8x1-minmax-scalar-pipelined.c
578 src/f32-spmm/gen/8x1-minmax-scalar.c
579 src/f32-spmm/gen/8x2-minmax-scalar.c
580 src/f32-spmm/gen/8x4-minmax-scalar.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]581 src/f32-vbinary/gen/vadd-minmax-scalar-x1.c
582 src/f32-vbinary/gen/vadd-minmax-scalar-x2.c
583 src/f32-vbinary/gen/vadd-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]584 src/f32-vbinary/gen/vadd-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]585 src/f32-vbinary/gen/vadd-relu-scalar-x1.c
586 src/f32-vbinary/gen/vadd-relu-scalar-x2.c
587 src/f32-vbinary/gen/vadd-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]588 src/f32-vbinary/gen/vadd-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]589 src/f32-vbinary/gen/vadd-scalar-x1.c
590 src/f32-vbinary/gen/vadd-scalar-x2.c
591 src/f32-vbinary/gen/vadd-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]592 src/f32-vbinary/gen/vadd-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]593 src/f32-vbinary/gen/vaddc-minmax-scalar-x1.c
594 src/f32-vbinary/gen/vaddc-minmax-scalar-x2.c
595 src/f32-vbinary/gen/vaddc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]596 src/f32-vbinary/gen/vaddc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]597 src/f32-vbinary/gen/vaddc-relu-scalar-x1.c
598 src/f32-vbinary/gen/vaddc-relu-scalar-x2.c
599 src/f32-vbinary/gen/vaddc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]600 src/f32-vbinary/gen/vaddc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]601 src/f32-vbinary/gen/vaddc-scalar-x1.c
602 src/f32-vbinary/gen/vaddc-scalar-x2.c
603 src/f32-vbinary/gen/vaddc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]604 src/f32-vbinary/gen/vaddc-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]605 src/f32-vbinary/gen/vdiv-minmax-scalar-x1.c
606 src/f32-vbinary/gen/vdiv-minmax-scalar-x2.c
607 src/f32-vbinary/gen/vdiv-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]608 src/f32-vbinary/gen/vdiv-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]609 src/f32-vbinary/gen/vdiv-relu-scalar-x1.c
610 src/f32-vbinary/gen/vdiv-relu-scalar-x2.c
611 src/f32-vbinary/gen/vdiv-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]612 src/f32-vbinary/gen/vdiv-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]613 src/f32-vbinary/gen/vdiv-scalar-x1.c
614 src/f32-vbinary/gen/vdiv-scalar-x2.c
615 src/f32-vbinary/gen/vdiv-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]616 src/f32-vbinary/gen/vdiv-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]617 src/f32-vbinary/gen/vdivc-minmax-scalar-x1.c
618 src/f32-vbinary/gen/vdivc-minmax-scalar-x2.c
619 src/f32-vbinary/gen/vdivc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]620 src/f32-vbinary/gen/vdivc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]621 src/f32-vbinary/gen/vdivc-relu-scalar-x1.c
622 src/f32-vbinary/gen/vdivc-relu-scalar-x2.c
623 src/f32-vbinary/gen/vdivc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]624 src/f32-vbinary/gen/vdivc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]625 src/f32-vbinary/gen/vdivc-scalar-x1.c
626 src/f32-vbinary/gen/vdivc-scalar-x2.c
627 src/f32-vbinary/gen/vdivc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]628 src/f32-vbinary/gen/vdivc-scalar-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]629 src/f32-vbinary/gen/vmax-scalar-x1.c
630 src/f32-vbinary/gen/vmax-scalar-x2.c
631 src/f32-vbinary/gen/vmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]632 src/f32-vbinary/gen/vmax-scalar-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]633 src/f32-vbinary/gen/vmaxc-scalar-x1.c
634 src/f32-vbinary/gen/vmaxc-scalar-x2.c
635 src/f32-vbinary/gen/vmaxc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]636 src/f32-vbinary/gen/vmaxc-scalar-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]637 src/f32-vbinary/gen/vmin-scalar-x1.c
638 src/f32-vbinary/gen/vmin-scalar-x2.c
639 src/f32-vbinary/gen/vmin-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]640 src/f32-vbinary/gen/vmin-scalar-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]641 src/f32-vbinary/gen/vminc-scalar-x1.c
642 src/f32-vbinary/gen/vminc-scalar-x2.c
643 src/f32-vbinary/gen/vminc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]644 src/f32-vbinary/gen/vminc-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]645 src/f32-vbinary/gen/vmul-minmax-scalar-x1.c
646 src/f32-vbinary/gen/vmul-minmax-scalar-x2.c
647 src/f32-vbinary/gen/vmul-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]648 src/f32-vbinary/gen/vmul-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]649 src/f32-vbinary/gen/vmul-relu-scalar-x1.c
650 src/f32-vbinary/gen/vmul-relu-scalar-x2.c
651 src/f32-vbinary/gen/vmul-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]652 src/f32-vbinary/gen/vmul-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]653 src/f32-vbinary/gen/vmul-scalar-x1.c
654 src/f32-vbinary/gen/vmul-scalar-x2.c
655 src/f32-vbinary/gen/vmul-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]656 src/f32-vbinary/gen/vmul-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]657 src/f32-vbinary/gen/vmulc-minmax-scalar-x1.c
658 src/f32-vbinary/gen/vmulc-minmax-scalar-x2.c
659 src/f32-vbinary/gen/vmulc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]660 src/f32-vbinary/gen/vmulc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]661 src/f32-vbinary/gen/vmulc-relu-scalar-x1.c
662 src/f32-vbinary/gen/vmulc-relu-scalar-x2.c
663 src/f32-vbinary/gen/vmulc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]664 src/f32-vbinary/gen/vmulc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]665 src/f32-vbinary/gen/vmulc-scalar-x1.c
666 src/f32-vbinary/gen/vmulc-scalar-x2.c
667 src/f32-vbinary/gen/vmulc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]668 src/f32-vbinary/gen/vmulc-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]669 src/f32-vbinary/gen/vrdivc-minmax-scalar-x1.c
670 src/f32-vbinary/gen/vrdivc-minmax-scalar-x2.c
671 src/f32-vbinary/gen/vrdivc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]672 src/f32-vbinary/gen/vrdivc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]673 src/f32-vbinary/gen/vrdivc-relu-scalar-x1.c
674 src/f32-vbinary/gen/vrdivc-relu-scalar-x2.c
675 src/f32-vbinary/gen/vrdivc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]676 src/f32-vbinary/gen/vrdivc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]677 src/f32-vbinary/gen/vrdivc-scalar-x1.c
678 src/f32-vbinary/gen/vrdivc-scalar-x2.c
679 src/f32-vbinary/gen/vrdivc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]680 src/f32-vbinary/gen/vrdivc-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]681 src/f32-vbinary/gen/vrsubc-minmax-scalar-x1.c
682 src/f32-vbinary/gen/vrsubc-minmax-scalar-x2.c
683 src/f32-vbinary/gen/vrsubc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]684 src/f32-vbinary/gen/vrsubc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]685 src/f32-vbinary/gen/vrsubc-relu-scalar-x1.c
686 src/f32-vbinary/gen/vrsubc-relu-scalar-x2.c
687 src/f32-vbinary/gen/vrsubc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]688 src/f32-vbinary/gen/vrsubc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]689 src/f32-vbinary/gen/vrsubc-scalar-x1.c
690 src/f32-vbinary/gen/vrsubc-scalar-x2.c
691 src/f32-vbinary/gen/vrsubc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]692 src/f32-vbinary/gen/vrsubc-scalar-x8.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]693 src/f32-vbinary/gen/vsqrdiff-scalar-x1.c
694 src/f32-vbinary/gen/vsqrdiff-scalar-x2.c
695 src/f32-vbinary/gen/vsqrdiff-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]696 src/f32-vbinary/gen/vsqrdiff-scalar-x8.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]697 src/f32-vbinary/gen/vsqrdiffc-scalar-x1.c
698 src/f32-vbinary/gen/vsqrdiffc-scalar-x2.c
699 src/f32-vbinary/gen/vsqrdiffc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]700 src/f32-vbinary/gen/vsqrdiffc-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]701 src/f32-vbinary/gen/vsub-minmax-scalar-x1.c
702 src/f32-vbinary/gen/vsub-minmax-scalar-x2.c
703 src/f32-vbinary/gen/vsub-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]704 src/f32-vbinary/gen/vsub-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]705 src/f32-vbinary/gen/vsub-relu-scalar-x1.c
706 src/f32-vbinary/gen/vsub-relu-scalar-x2.c
707 src/f32-vbinary/gen/vsub-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]708 src/f32-vbinary/gen/vsub-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]709 src/f32-vbinary/gen/vsub-scalar-x1.c
710 src/f32-vbinary/gen/vsub-scalar-x2.c
711 src/f32-vbinary/gen/vsub-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]712 src/f32-vbinary/gen/vsub-scalar-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]713 src/f32-vbinary/gen/vsubc-minmax-scalar-x1.c
714 src/f32-vbinary/gen/vsubc-minmax-scalar-x2.c
715 src/f32-vbinary/gen/vsubc-minmax-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]716 src/f32-vbinary/gen/vsubc-minmax-scalar-x8.c
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]717 src/f32-vbinary/gen/vsubc-relu-scalar-x1.c
718 src/f32-vbinary/gen/vsubc-relu-scalar-x2.c
719 src/f32-vbinary/gen/vsubc-relu-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]720 src/f32-vbinary/gen/vsubc-relu-scalar-x8.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]721 src/f32-vbinary/gen/vsubc-scalar-x1.c
722 src/f32-vbinary/gen/vsubc-scalar-x2.c
723 src/f32-vbinary/gen/vsubc-scalar-x4.c
Frank Barchard9c7308f2020-08-31 17:03:01 -0700[diff] [blame]724 src/f32-vbinary/gen/vsubc-scalar-x8.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]725 src/f32-vclamp/gen/vclamp-scalar-x1.c
726 src/f32-vclamp/gen/vclamp-scalar-x2.c
727 src/f32-vclamp/gen/vclamp-scalar-x4.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]728 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x1.c
729 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x2.c
730 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x3.c
731 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x4.c
732 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x5.c
733 src/f32-velu/gen/velu-scalar-rr2-lut16-p3-x6.c
734 src/f32-velu/gen/velu-scalar-rr2-p6-x1.c
735 src/f32-velu/gen/velu-scalar-rr2-p6-x2.c
736 src/f32-velu/gen/velu-scalar-rr2-p6-x3.c
737 src/f32-velu/gen/velu-scalar-rr2-p6-x4.c
738 src/f32-velu/gen/velu-scalar-rr2-p6-x5.c
739 src/f32-velu/gen/velu-scalar-rr2-p6-x6.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]740 src/f32-vhswish/gen/vhswish-scalar-x1.c
741 src/f32-vhswish/gen/vhswish-scalar-x2.c
742 src/f32-vhswish/gen/vhswish-scalar-x4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]743 src/f32-vlrelu/gen/vlrelu-scalar-x1.c
744 src/f32-vlrelu/gen/vlrelu-scalar-x2.c
745 src/f32-vlrelu/gen/vlrelu-scalar-x4.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]746 src/f32-vmulcaddc/gen/c1-minmax-scalar-2x.c
747 src/f32-vmulcaddc/gen/c2-minmax-scalar-2x.c
748 src/f32-vmulcaddc/gen/c4-minmax-scalar-2x.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]749 src/f32-vrelu/gen/vrelu-scalar-x1.c
750 src/f32-vrelu/gen/vrelu-scalar-x2.c
751 src/f32-vrelu/gen/vrelu-scalar-x4.c
752 src/f32-vrelu/gen/vrelu-scalar-x8.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]753 src/f32-vrnd/gen/vrndd-scalar-libm-x1.c
754 src/f32-vrnd/gen/vrndd-scalar-libm-x2.c
755 src/f32-vrnd/gen/vrndd-scalar-libm-x4.c
Frank Barchard8e229db2020-07-06 23:31:35 -0700[diff] [blame]756 src/f32-vrnd/gen/vrndne-scalar-libm-x1.c
757 src/f32-vrnd/gen/vrndne-scalar-libm-x2.c
758 src/f32-vrnd/gen/vrndne-scalar-libm-x4.c
759 src/f32-vrnd/gen/vrndu-scalar-libm-x1.c
760 src/f32-vrnd/gen/vrndu-scalar-libm-x2.c
761 src/f32-vrnd/gen/vrndu-scalar-libm-x4.c
762 src/f32-vrnd/gen/vrndz-scalar-libm-x1.c
763 src/f32-vrnd/gen/vrndz-scalar-libm-x2.c
764 src/f32-vrnd/gen/vrndz-scalar-libm-x4.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]765 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut64-p2-div-x1.c
766 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut64-p2-div-x2.c
767 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut64-p2-div-x4.c
768 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut2048-p1-div-x1.c
769 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut2048-p1-div-x2.c
770 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-lut2048-p1-div-x4.c
771 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-p5-div-x1.c
772 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-p5-div-x2.c
773 src/f32-vsigmoid/gen/vsigmoid-scalar-rr2-p5-div-x4.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]774 src/f32-vsqrt/gen/scalar-sqrt-x1.c
775 src/f32-vsqrt/gen/scalar-sqrt-x2.c
776 src/f32-vsqrt/gen/scalar-sqrt-x4.c
Marat Dukhan2b9efd82020-06-08 01:09:31 -0700[diff] [blame]777 src/f32-vunary/gen/vabs-scalar-x1.c
778 src/f32-vunary/gen/vabs-scalar-x2.c
779 src/f32-vunary/gen/vabs-scalar-x4.c
780 src/f32-vunary/gen/vneg-scalar-x1.c
781 src/f32-vunary/gen/vneg-scalar-x2.c
782 src/f32-vunary/gen/vneg-scalar-x4.c
783 src/f32-vunary/gen/vsqr-scalar-x1.c
784 src/f32-vunary/gen/vsqr-scalar-x2.c
785 src/f32-vunary/gen/vsqr-scalar-x4.c
Marat Dukhan78f039d2021-11-09 16:42:27 -0800[diff] [blame]786 src/math/cvt-f32-f16-scalar-bitcast.c
787 src/math/cvt-f32-f16-scalar-fabsf.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]788 src/math/expm1minus-scalar-rr2-lut4-p4.c
789 src/math/expm1minus-scalar-rr2-lut8-p3.c
790 src/math/expm1minus-scalar-rr2-lut8-p4.c
Marat Dukhanc60742b2020-11-23 12:33:27 -0800[diff] [blame]791 src/math/expm1minus-scalar-rr2-lut16-p3.c
792 src/math/expm1minus-scalar-rr2-lut16-p4.c
793 src/math/expm1minus-scalar-rr2-p5.c
794 src/math/expm1minus-scalar-rr2-p6.c
Frank Barchard22136062020-11-24 18:44:46 -0800[diff] [blame]795 src/math/expminus-scalar-rr2-lut64-p2.c
796 src/math/expminus-scalar-rr2-lut2048-p1.c
797 src/math/expminus-scalar-rr2-p5.c
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]798 src/math/roundd-scalar-addsub.c
799 src/math/roundd-scalar-cvt.c
Marat Dukhancc55f812020-05-14 03:52:49 -0700[diff] [blame]800 src/math/roundd-scalar-floor.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]801 src/math/roundne-scalar-addsub.c
802 src/math/roundne-scalar-nearbyint.c
803 src/math/roundne-scalar-rint.c
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]804 src/math/roundu-scalar-addsub.c
Marat Dukhancc55f812020-05-14 03:52:49 -0700[diff] [blame]805 src/math/roundu-scalar-ceil.c
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]806 src/math/roundu-scalar-cvt.c
Marat Dukhan2dbb9442020-05-12 20:43:43 -0700[diff] [blame]807 src/math/roundz-scalar-addsub.c
808 src/math/roundz-scalar-cvt.c
Marat Dukhancc55f812020-05-14 03:52:49 -0700[diff] [blame]809 src/math/roundz-scalar-trunc.c
Marat Dukhanf8475d62020-09-17 15:01:43 -0700[diff] [blame]810 src/math/sigmoid-scalar-rr2-lut64-p2-div.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]811 src/math/sigmoid-scalar-rr2-lut2048-p1-div.c
Marat Dukhanf8475d62020-09-17 15:01:43 -0700[diff] [blame]812 src/math/sigmoid-scalar-rr2-p5-div.c
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]813 src/params-init.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]814 src/qc8-dwconv/gen/up1x9-minmax-fp32-scalar-lrintf.c
815 src/qc8-dwconv/gen/up1x9-minmax-fp32-scalar-fmagic.c
816 src/qc8-dwconv/gen/up1x25-minmax-fp32-scalar-lrintf.c
817 src/qc8-dwconv/gen/up1x25-minmax-fp32-scalar-fmagic.c
818 src/qc8-dwconv/gen/up2x9-minmax-fp32-scalar-lrintf.c
819 src/qc8-dwconv/gen/up2x9-minmax-fp32-scalar-fmagic.c
820 src/qc8-dwconv/gen/up2x25-minmax-fp32-scalar-lrintf.c
821 src/qc8-dwconv/gen/up2x25-minmax-fp32-scalar-fmagic.c
822 src/qc8-dwconv/gen/up4x9-minmax-fp32-scalar-lrintf.c
823 src/qc8-dwconv/gen/up4x9-minmax-fp32-scalar-fmagic.c
824 src/qc8-dwconv/gen/up4x25-minmax-fp32-scalar-lrintf.c
825 src/qc8-dwconv/gen/up4x25-minmax-fp32-scalar-fmagic.c
826 src/qc8-gemm/gen/1x2-minmax-fp32-scalar-lrintf.c
827 src/qc8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
828 src/qc8-gemm/gen/1x4-minmax-fp32-scalar-lrintf.c
829 src/qc8-gemm/gen/1x4-minmax-fp32-scalar-fmagic.c
830 src/qc8-gemm/gen/2x2-minmax-fp32-scalar-lrintf.c
831 src/qc8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
832 src/qc8-gemm/gen/2x4-minmax-fp32-scalar-lrintf.c
833 src/qc8-gemm/gen/2x4-minmax-fp32-scalar-fmagic.c
834 src/qc8-gemm/gen/3x2-minmax-fp32-scalar-lrintf.c
835 src/qc8-gemm/gen/3x2-minmax-fp32-scalar-fmagic.c
836 src/qc8-gemm/gen/3x4-minmax-fp32-scalar-lrintf.c
837 src/qc8-gemm/gen/3x4-minmax-fp32-scalar-fmagic.c
838 src/qc8-gemm/gen/4x2-minmax-fp32-scalar-lrintf.c
839 src/qc8-gemm/gen/4x2-minmax-fp32-scalar-fmagic.c
840 src/qc8-gemm/gen/4x4-minmax-fp32-scalar-lrintf.c
841 src/qc8-gemm/gen/4x4-minmax-fp32-scalar-fmagic.c
842 src/qc8-igemm/gen/1x2-minmax-fp32-scalar-lrintf.c
843 src/qc8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
844 src/qc8-igemm/gen/1x4-minmax-fp32-scalar-lrintf.c
845 src/qc8-igemm/gen/1x4-minmax-fp32-scalar-fmagic.c
846 src/qc8-igemm/gen/2x2-minmax-fp32-scalar-lrintf.c
847 src/qc8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
848 src/qc8-igemm/gen/2x4-minmax-fp32-scalar-lrintf.c
849 src/qc8-igemm/gen/2x4-minmax-fp32-scalar-fmagic.c
850 src/qc8-igemm/gen/3x2-minmax-fp32-scalar-lrintf.c
851 src/qc8-igemm/gen/3x2-minmax-fp32-scalar-fmagic.c
852 src/qc8-igemm/gen/3x4-minmax-fp32-scalar-lrintf.c
853 src/qc8-igemm/gen/3x4-minmax-fp32-scalar-fmagic.c
854 src/qc8-igemm/gen/4x2-minmax-fp32-scalar-lrintf.c
855 src/qc8-igemm/gen/4x2-minmax-fp32-scalar-fmagic.c
856 src/qc8-igemm/gen/4x4-minmax-fp32-scalar-lrintf.c
857 src/qc8-igemm/gen/4x4-minmax-fp32-scalar-fmagic.c
858 src/qs8-dwconv/gen/up1x9-minmax-fp32-scalar-lrintf.c
859 src/qs8-dwconv/gen/up1x9-minmax-fp32-scalar-fmagic.c
860 src/qs8-dwconv/gen/up1x25-minmax-fp32-scalar-lrintf.c
861 src/qs8-dwconv/gen/up1x25-minmax-fp32-scalar-fmagic.c
862 src/qs8-dwconv/gen/up2x9-minmax-fp32-scalar-lrintf.c
863 src/qs8-dwconv/gen/up2x9-minmax-fp32-scalar-fmagic.c
864 src/qs8-dwconv/gen/up2x25-minmax-fp32-scalar-lrintf.c
865 src/qs8-dwconv/gen/up2x25-minmax-fp32-scalar-fmagic.c
866 src/qs8-dwconv/gen/up4x9-minmax-fp32-scalar-lrintf.c
867 src/qs8-dwconv/gen/up4x9-minmax-fp32-scalar-fmagic.c
868 src/qs8-dwconv/gen/up4x25-minmax-fp32-scalar-lrintf.c
869 src/qs8-dwconv/gen/up4x25-minmax-fp32-scalar-fmagic.c
Marat Dukhan86bd2702021-12-10 02:19:56 -0800[diff] [blame]870 src/qs8-f32-vcvt/gen/vcvt-scalar-x1.c
871 src/qs8-f32-vcvt/gen/vcvt-scalar-x2.c
872 src/qs8-f32-vcvt/gen/vcvt-scalar-x3.c
873 src/qs8-f32-vcvt/gen/vcvt-scalar-x4.c
Marat Dukhan047b6202021-05-11 20:32:25 -0700[diff] [blame]874 src/qs8-gavgpool/gen/7p7x-minmax-scalar-c1.c
875 src/qs8-gavgpool/gen/7p7x-minmax-scalar-c2.c
876 src/qs8-gavgpool/gen/7p7x-minmax-scalar-c4.c
877 src/qs8-gavgpool/gen/7x-minmax-scalar-c1.c
878 src/qs8-gavgpool/gen/7x-minmax-scalar-c2.c
879 src/qs8-gavgpool/gen/7x-minmax-scalar-c4.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]880 src/qs8-gemm/gen/1x2-minmax-fp32-scalar-lrintf.c
881 src/qs8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
882 src/qs8-gemm/gen/1x4-minmax-fp32-scalar-lrintf.c
883 src/qs8-gemm/gen/1x4-minmax-fp32-scalar-fmagic.c
884 src/qs8-gemm/gen/2x2-minmax-fp32-scalar-lrintf.c
885 src/qs8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
886 src/qs8-gemm/gen/2x4-minmax-fp32-scalar-lrintf.c
887 src/qs8-gemm/gen/2x4-minmax-fp32-scalar-fmagic.c
888 src/qs8-gemm/gen/3x2-minmax-fp32-scalar-lrintf.c
889 src/qs8-gemm/gen/3x2-minmax-fp32-scalar-fmagic.c
890 src/qs8-gemm/gen/3x4-minmax-fp32-scalar-lrintf.c
891 src/qs8-gemm/gen/3x4-minmax-fp32-scalar-fmagic.c
892 src/qs8-gemm/gen/4x2-minmax-fp32-scalar-lrintf.c
893 src/qs8-gemm/gen/4x2-minmax-fp32-scalar-fmagic.c
894 src/qs8-gemm/gen/4x4-minmax-fp32-scalar-lrintf.c
895 src/qs8-gemm/gen/4x4-minmax-fp32-scalar-fmagic.c
896 src/qs8-igemm/gen/1x2-minmax-fp32-scalar-lrintf.c
897 src/qs8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
898 src/qs8-igemm/gen/1x4-minmax-fp32-scalar-lrintf.c
899 src/qs8-igemm/gen/1x4-minmax-fp32-scalar-fmagic.c
900 src/qs8-igemm/gen/2x2-minmax-fp32-scalar-lrintf.c
901 src/qs8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
902 src/qs8-igemm/gen/2x4-minmax-fp32-scalar-lrintf.c
903 src/qs8-igemm/gen/2x4-minmax-fp32-scalar-fmagic.c
904 src/qs8-igemm/gen/3x2-minmax-fp32-scalar-lrintf.c
905 src/qs8-igemm/gen/3x2-minmax-fp32-scalar-fmagic.c
906 src/qs8-igemm/gen/3x4-minmax-fp32-scalar-lrintf.c
907 src/qs8-igemm/gen/3x4-minmax-fp32-scalar-fmagic.c
908 src/qs8-igemm/gen/4x2-minmax-fp32-scalar-lrintf.c
909 src/qs8-igemm/gen/4x2-minmax-fp32-scalar-fmagic.c
910 src/qs8-igemm/gen/4x4-minmax-fp32-scalar-lrintf.c
911 src/qs8-igemm/gen/4x4-minmax-fp32-scalar-fmagic.c
Marat Dukhan2e23d2b2020-07-29 16:01:37 -0700[diff] [blame]912 src/qs8-requantization/fp32-scalar-lrintf.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]913 src/qs8-requantization/fp32-scalar-fmagic.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]914 src/qs8-requantization/gemmlowp-scalar.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]915 src/qs8-requantization/rndna-scalar-signed64.c
916 src/qs8-requantization/rndna-scalar-unsigned32.c
917 src/qs8-requantization/rndna-scalar-unsigned64.c
Marat Dukhan062bee32021-05-27 20:31:07 -0700[diff] [blame]918 src/qs8-requantization/rndnu-scalar.c
Marat Dukhand481c282021-05-11 23:48:31 -0700[diff] [blame]919 src/qs8-vadd/gen/minmax-scalar-x1.c
920 src/qs8-vadd/gen/minmax-scalar-x2.c
921 src/qs8-vadd/gen/minmax-scalar-x4.c
922 src/qs8-vaddc/gen/minmax-scalar-x1.c
923 src/qs8-vaddc/gen/minmax-scalar-x2.c
924 src/qs8-vaddc/gen/minmax-scalar-x4.c
Marat Dukhan79993412021-08-02 15:02:57 -0700[diff] [blame]925 src/qs8-vmul/gen/minmax-fp32-scalar-x1.c
926 src/qs8-vmul/gen/minmax-fp32-scalar-x2.c
927 src/qs8-vmul/gen/minmax-fp32-scalar-x4.c
928 src/qs8-vmulc/gen/minmax-fp32-scalar-x1.c
929 src/qs8-vmulc/gen/minmax-fp32-scalar-x2.c
930 src/qs8-vmulc/gen/minmax-fp32-scalar-x4.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]931 src/qu8-avgpool/9p8x-minmax-scalar-c1.c
932 src/qu8-avgpool/9x-minmax-scalar-c1.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]933 src/qu8-dwconv/gen/up1x9-minmax-fp32-scalar-lrintf.c
934 src/qu8-dwconv/gen/up1x9-minmax-fp32-scalar-fmagic.c
935 src/qu8-dwconv/gen/up1x25-minmax-fp32-scalar-lrintf.c
936 src/qu8-dwconv/gen/up1x25-minmax-fp32-scalar-fmagic.c
937 src/qu8-dwconv/gen/up2x9-minmax-fp32-scalar-lrintf.c
938 src/qu8-dwconv/gen/up2x9-minmax-fp32-scalar-fmagic.c
939 src/qu8-dwconv/gen/up2x25-minmax-fp32-scalar-lrintf.c
940 src/qu8-dwconv/gen/up2x25-minmax-fp32-scalar-fmagic.c
941 src/qu8-dwconv/gen/up4x9-minmax-fp32-scalar-lrintf.c
942 src/qu8-dwconv/gen/up4x9-minmax-fp32-scalar-fmagic.c
943 src/qu8-dwconv/gen/up4x25-minmax-fp32-scalar-lrintf.c
944 src/qu8-dwconv/gen/up4x25-minmax-fp32-scalar-fmagic.c
Marat Dukhan86bd2702021-12-10 02:19:56 -0800[diff] [blame]945 src/qu8-f32-vcvt/gen/vcvt-scalar-x1.c
946 src/qu8-f32-vcvt/gen/vcvt-scalar-x2.c
947 src/qu8-f32-vcvt/gen/vcvt-scalar-x3.c
948 src/qu8-f32-vcvt/gen/vcvt-scalar-x4.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]949 src/qu8-gavgpool/7p7x-minmax-scalar-c1.c
950 src/qu8-gavgpool/7x-minmax-scalar-c1.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]951 src/qu8-gemm/gen/1x2-minmax-fp32-scalar-lrintf.c
952 src/qu8-gemm/gen/1x2-minmax-fp32-scalar-fmagic.c
953 src/qu8-gemm/gen/1x4-minmax-fp32-scalar-lrintf.c
954 src/qu8-gemm/gen/1x4-minmax-fp32-scalar-fmagic.c
955 src/qu8-gemm/gen/2x2-minmax-fp32-scalar-lrintf.c
956 src/qu8-gemm/gen/2x2-minmax-fp32-scalar-fmagic.c
957 src/qu8-gemm/gen/2x4-minmax-fp32-scalar-lrintf.c
958 src/qu8-gemm/gen/2x4-minmax-fp32-scalar-fmagic.c
959 src/qu8-gemm/gen/3x2-minmax-fp32-scalar-lrintf.c
960 src/qu8-gemm/gen/3x2-minmax-fp32-scalar-fmagic.c
961 src/qu8-gemm/gen/3x4-minmax-fp32-scalar-lrintf.c
962 src/qu8-gemm/gen/3x4-minmax-fp32-scalar-fmagic.c
963 src/qu8-gemm/gen/4x2-minmax-fp32-scalar-lrintf.c
964 src/qu8-gemm/gen/4x2-minmax-fp32-scalar-fmagic.c
965 src/qu8-gemm/gen/4x4-minmax-fp32-scalar-lrintf.c
966 src/qu8-gemm/gen/4x4-minmax-fp32-scalar-fmagic.c
967 src/qu8-igemm/gen/1x2-minmax-fp32-scalar-lrintf.c
968 src/qu8-igemm/gen/1x2-minmax-fp32-scalar-fmagic.c
969 src/qu8-igemm/gen/1x4-minmax-fp32-scalar-lrintf.c
970 src/qu8-igemm/gen/1x4-minmax-fp32-scalar-fmagic.c
971 src/qu8-igemm/gen/2x2-minmax-fp32-scalar-lrintf.c
972 src/qu8-igemm/gen/2x2-minmax-fp32-scalar-fmagic.c
973 src/qu8-igemm/gen/2x4-minmax-fp32-scalar-lrintf.c
974 src/qu8-igemm/gen/2x4-minmax-fp32-scalar-fmagic.c
975 src/qu8-igemm/gen/3x2-minmax-fp32-scalar-lrintf.c
976 src/qu8-igemm/gen/3x2-minmax-fp32-scalar-fmagic.c
977 src/qu8-igemm/gen/3x4-minmax-fp32-scalar-lrintf.c
978 src/qu8-igemm/gen/3x4-minmax-fp32-scalar-fmagic.c
979 src/qu8-igemm/gen/4x2-minmax-fp32-scalar-lrintf.c
980 src/qu8-igemm/gen/4x2-minmax-fp32-scalar-fmagic.c
981 src/qu8-igemm/gen/4x4-minmax-fp32-scalar-lrintf.c
982 src/qu8-igemm/gen/4x4-minmax-fp32-scalar-fmagic.c
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]983 src/qu8-requantization/fp32-scalar-lrintf.c
Marat Dukhan2ac722e2022-01-04 01:54:20 -0800[diff] [blame]984 src/qu8-requantization/fp32-scalar-fmagic.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]985 src/qu8-requantization/gemmlowp-scalar.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]986 src/qu8-requantization/rndna-scalar-signed64.c
987 src/qu8-requantization/rndna-scalar-unsigned32.c
988 src/qu8-requantization/rndna-scalar-unsigned64.c
Marat Dukhan76e78c82021-07-20 21:11:23 -0700[diff] [blame]989 src/qu8-vadd/gen/minmax-scalar-x1.c
990 src/qu8-vadd/gen/minmax-scalar-x2.c
991 src/qu8-vadd/gen/minmax-scalar-x4.c
992 src/qu8-vaddc/gen/minmax-scalar-x1.c
993 src/qu8-vaddc/gen/minmax-scalar-x2.c
994 src/qu8-vaddc/gen/minmax-scalar-x4.c
Marat Dukhan79993412021-08-02 15:02:57 -0700[diff] [blame]995 src/qu8-vmul/gen/minmax-fp32-scalar-x1.c
996 src/qu8-vmul/gen/minmax-fp32-scalar-x2.c
997 src/qu8-vmul/gen/minmax-fp32-scalar-x4.c
998 src/qu8-vmulc/gen/minmax-fp32-scalar-x1.c
999 src/qu8-vmulc/gen/minmax-fp32-scalar-x2.c
1000 src/qu8-vmulc/gen/minmax-fp32-scalar-x4.c
Marat Dukhan6a69c8e2021-11-24 15:00:59 -0800[diff] [blame]1001 src/s8-ibilinear/gen/scalar-c1.c
1002 src/s8-ibilinear/gen/scalar-c2.c
1003 src/s8-ibilinear/gen/scalar-c4.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]1004 src/s8-maxpool/9p8x-minmax-scalar-c1.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]1005 src/s8-vclamp/scalar-x4.c
Marat Dukhan6a69c8e2021-11-24 15:00:59 -0800[diff] [blame]1006 src/u8-ibilinear/gen/scalar-c1.c
1007 src/u8-ibilinear/gen/scalar-c2.c
1008 src/u8-ibilinear/gen/scalar-c4.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]1009 src/u8-lut32norm/scalar.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1010 src/u8-maxpool/9p8x-minmax-scalar-c1.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]1011 src/u8-rmax/scalar.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]1012 src/u8-vclamp/scalar-x4.c
Marat Dukhan548542c2021-09-09 14:15:51 -0700[diff] [blame]1013 src/x8-lut/gen/lut-scalar-x1.c
1014 src/x8-lut/gen/lut-scalar-x2.c
1015 src/x8-lut/gen/lut-scalar-x4.c
1016 src/x8-lut/gen/lut-scalar-x8.c
1017 src/x8-lut/gen/lut-scalar-x16.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1018 src/x8-zip/x2-scalar.c
1019 src/x8-zip/x3-scalar.c
1020 src/x8-zip/x4-scalar.c
1021 src/x8-zip/xm-scalar.c
Marat Dukhanad71b9a2020-11-20 00:01:51 -0800[diff] [blame]1022 src/x32-depthtospace2d-chw2hwc/scalar.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]1023 src/x32-packx/x2-scalar.c
1024 src/x32-packx/x3-scalar.c
1025 src/x32-packx/x4-scalar.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]1026 src/x32-unpool/scalar.c
1027 src/x32-zip/x2-scalar.c
1028 src/x32-zip/x3-scalar.c
1029 src/x32-zip/x4-scalar.c
Marat Dukhan048931b2020-11-24 20:53:54 -0800[diff] [blame]1030 src/x32-zip/xm-scalar.c
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]1031 src/xx-copy/memcpy.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]1032 src/xx-fill/scalar-x16.c
1033 src/xx-pad/scalar.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]1034
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1035SET(PROD_NEON_MICROKERNEL_SRCS
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]1036 src/f16-f32-vcvt/gen/vcvt-neon-int16-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1037 src/f32-argmaxpool/4x-neon-c4.c
1038 src/f32-argmaxpool/9p8x-neon-c4.c
1039 src/f32-argmaxpool/9x-neon-c4.c
1040 src/f32-avgpool/9p8x-minmax-neon-c4.c
1041 src/f32-avgpool/9x-minmax-neon-c4.c
1042 src/f32-conv-hwc2chw/3x3s2p1c3x4-neon-2x2.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]1043 src/f32-dwconv/gen/up8x3-minmax-neon.c
Frank Barcharddbe781b2021-10-18 10:29:52 -0700[diff] [blame]1044 src/f32-dwconv/gen/up8x4-minmax-neon.c
1045 src/f32-dwconv/gen/up8x9-minmax-neon.c
1046 src/f32-dwconv/gen/up8x25-minmax-neon-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1047 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4.c
1048 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4.c
1049 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4.c
1050 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4.c
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]1051 src/f32-f16-vcvt/gen/vcvt-neon-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1052 src/f32-gavgpool-cw/neon-x4.c
1053 src/f32-gavgpool/7p7x-minmax-neon-c4.c
1054 src/f32-gavgpool/7x-minmax-neon-c4.c
1055 src/f32-gemm/gen/1x8-minmax-neon-lane-ld64.c
1056 src/f32-gemm/gen/4x2-minmax-neon-lane-ld64.c
1057 src/f32-gemm/gen/4x8-minmax-neon-lane-ld64.c
1058 src/f32-ibilinear-chw/gen/neon-p8.c
1059 src/f32-ibilinear/gen/neon-c8.c
1060 src/f32-igemm/gen/1x8-minmax-neon-lane-ld64.c
1061 src/f32-igemm/gen/4x2-minmax-neon-lane-ld64.c
1062 src/f32-igemm/gen/4x8-minmax-neon-lane-ld64.c
1063 src/f32-maxpool/9p8x-minmax-neon-c4.c
1064 src/f32-pavgpool/9p8x-minmax-neon-c4.c
1065 src/f32-pavgpool/9x-minmax-neon-c4.c
1066 src/f32-prelu/gen/neon-2x8.c
Marat Dukhaned2d7762021-12-03 23:51:19 -0800[diff] [blame]1067 src/f32-qs8-vcvt/gen/vcvt-neon-x32.c
1068 src/f32-qu8-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1069 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8.c
1070 src/f32-rmax/neon.c
1071 src/f32-spmm/gen/32x1-minmax-neon.c
1072 src/f32-vbinary/gen/vadd-minmax-neon-x8.c
1073 src/f32-vbinary/gen/vaddc-minmax-neon-x8.c
1074 src/f32-vbinary/gen/vmax-neon-x8.c
1075 src/f32-vbinary/gen/vmaxc-neon-x8.c
1076 src/f32-vbinary/gen/vmin-neon-x8.c
1077 src/f32-vbinary/gen/vminc-neon-x8.c
1078 src/f32-vbinary/gen/vmul-minmax-neon-x8.c
1079 src/f32-vbinary/gen/vmulc-minmax-neon-x8.c
1080 src/f32-vbinary/gen/vrsubc-minmax-neon-x8.c
1081 src/f32-vbinary/gen/vsqrdiff-neon-x8.c
1082 src/f32-vbinary/gen/vsqrdiffc-neon-x8.c
1083 src/f32-vbinary/gen/vsub-minmax-neon-x8.c
1084 src/f32-vbinary/gen/vsubc-minmax-neon-x8.c
1085 src/f32-vclamp/gen/vclamp-neon-x8.c
1086 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x8.c
1087 src/f32-vhswish/gen/vhswish-neon-x16.c
1088 src/f32-vlrelu/gen/vlrelu-neon-x8.c
1089 src/f32-vmulcaddc/gen/c4-minmax-neon-2x.c
1090 src/f32-vrnd/gen/vrndd-neon-x8.c
1091 src/f32-vrnd/gen/vrndne-neon-x8.c
1092 src/f32-vrnd/gen/vrndu-neon-x8.c
1093 src/f32-vrnd/gen/vrndz-neon-x8.c
1094 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x8.c
1095 src/f32-vunary/gen/vabs-neon-x8.c
1096 src/f32-vunary/gen/vneg-neon-x8.c
1097 src/f32-vunary/gen/vsqr-neon-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1098 src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mla8-ld64.c
Frank Barchard7da8b022021-08-31 09:49:10 -0700[diff] [blame]1099 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mla8-ld64.c
1100 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mla8-ld64.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1101 src/qc8-gemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1102 src/qc8-gemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
1103 src/qc8-igemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1104 src/qc8-igemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1105 src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mla8-ld64.c
Frank Barchard7da8b022021-08-31 09:49:10 -0700[diff] [blame]1106 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mla8-ld64.c
1107 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mla8-ld64.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]1108 src/qs8-f32-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1109 src/qs8-gavgpool/gen/7p7x-minmax-neon-c8-acc2.c
1110 src/qs8-gavgpool/gen/7x-minmax-neon-c8-acc2.c
Frank Barchard95198162021-12-21 17:29:10 -0800[diff] [blame]1111 src/qs8-gemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1112 src/qs8-gemm/gen/1x8c2s4-minmax-rndnu-neon-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1113 src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1114 src/qs8-gemm/gen/2x8c2s4-minmax-rndnu-neon-mlal.c
Frank Barchard95198162021-12-21 17:29:10 -0800[diff] [blame]1115 src/qs8-igemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1116 src/qs8-igemm/gen/1x8c2s4-minmax-rndnu-neon-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1117 src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1118 src/qs8-igemm/gen/2x8c2s4-minmax-rndnu-neon-mlal.c
Marat Dukhan01debd92021-07-29 18:14:21 -0700[diff] [blame]1119 src/qs8-vadd/gen/minmax-neon-ld64-x16.c
1120 src/qs8-vadd/gen/minmax-neon-ld64-x32.c
1121 src/qs8-vaddc/gen/minmax-neon-ld64-x16.c
1122 src/qs8-vaddc/gen/minmax-neon-ld64-x32.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]1123 src/qs8-vmul/gen/minmax-fp32-neon-ld64-x16.c
1124 src/qs8-vmulc/gen/minmax-fp32-neon-ld64-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1125 src/qu8-avgpool/9p8x-minmax-neon-c8.c
1126 src/qu8-avgpool/9x-minmax-neon-c8.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]1127 src/qu8-dwconv/gen/up8x25-minmax-rndnu-neon-mul8.c
1128 src/qu8-dwconv/gen/up16x9-minmax-rndnu-neon-mul8.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]1129 src/qu8-f32-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1130 src/qu8-gavgpool/7p7x-minmax-neon-c8.c
1131 src/qu8-gavgpool/7x-minmax-neon-c8.c
1132 src/qu8-gemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
1133 src/qu8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
1134 src/qu8-gemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
1135 src/qu8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
1136 src/qu8-igemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
1137 src/qu8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
1138 src/qu8-igemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
1139 src/qu8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard0a3093c2021-08-31 09:58:11 -0700[diff] [blame]1140 src/qu8-vadd/gen/minmax-neon-ld64-x16.c
1141 src/qu8-vadd/gen/minmax-neon-ld64-x32.c
1142 src/qu8-vaddc/gen/minmax-neon-ld64-x16.c
1143 src/qu8-vaddc/gen/minmax-neon-ld64-x32.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]1144 src/qu8-vmul/gen/minmax-fp32-neon-ld64-x16.c
1145 src/qu8-vmulc/gen/minmax-fp32-neon-ld64-x16.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]1146 src/s8-ibilinear/gen/neon-c8.c
1147 src/s8-ibilinear/gen/neon-c16.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]1148 src/s8-maxpool/9p8x-minmax-neon-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]1149 src/s8-vclamp/neon-x64.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]1150 src/u8-ibilinear/gen/neon-c8.c
1151 src/u8-ibilinear/gen/neon-c16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1152 src/u8-maxpool/9p8x-minmax-neon-c16.c
1153 src/u8-rmax/neon.c
1154 src/u8-vclamp/neon-x64.c
1155 src/x8-zip/x2-neon.c
1156 src/x8-zip/x3-neon.c
1157 src/x8-zip/x4-neon.c
1158 src/x8-zip/xm-neon.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1159 src/x32-packx/x4-neon-st4.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1160 src/x32-unpool/neon.c
1161 src/x32-zip/x2-neon.c
1162 src/x32-zip/x3-neon.c
1163 src/x32-zip/x4-neon.c
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]1164 src/x32-zip/xm-neon.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]1165 src/xx-fill/neon-x64.c
1166 src/xx-pad/neon.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]1167
1168SET(ALL_NEON_MICROKERNEL_SRCS
Marat Dukhan322ed6f2021-10-16 17:44:16 -0700[diff] [blame]1169 src/f16-f32-vcvt/gen/vcvt-neon-int16-x8.c
1170 src/f16-f32-vcvt/gen/vcvt-neon-int16-x16.c
1171 src/f16-f32-vcvt/gen/vcvt-neon-int16-x24.c
1172 src/f16-f32-vcvt/gen/vcvt-neon-int16-x32.c
1173 src/f16-f32-vcvt/gen/vcvt-neon-int32-x8.c
1174 src/f16-f32-vcvt/gen/vcvt-neon-int32-x16.c
1175 src/f16-f32-vcvt/gen/vcvt-neon-int32-x24.c
1176 src/f16-f32-vcvt/gen/vcvt-neon-int32-x32.c
Marat Dukhanef25c6d2020-07-24 00:59:40 -0700[diff] [blame]1177 src/f32-argmaxpool/4x-neon-c4.c
1178 src/f32-argmaxpool/9p8x-neon-c4.c
1179 src/f32-argmaxpool/9x-neon-c4.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1180 src/f32-avgpool/9p8x-minmax-neon-c4.c
1181 src/f32-avgpool/9x-minmax-neon-c4.c
Marat Dukhanfdaf9ae2020-05-23 00:25:12 -0700[diff] [blame]1182 src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neon-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]1183 src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neon-2x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1184 src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neon-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]1185 src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neon-2x2.c
Marat Dukhanfdaf9ae2020-05-23 00:25:12 -0700[diff] [blame]1186 src/f32-conv-hwc/gen/3x3s2p1c3x4-neon-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]1187 src/f32-conv-hwc/gen/3x3s2p1c3x4-neon-2x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1188 src/f32-conv-hwc/gen/3x3s2p1c3x8-neon-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]1189 src/f32-conv-hwc/gen/3x3s2p1c3x8-neon-2x2.c
Marat Dukhanc7634882020-12-07 15:11:12 -0800[diff] [blame]1190 src/f32-conv-hwc2chw/3x3s2p1c3x4-neon-2x2.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]1191 src/f32-dwconv/gen/up4x3-minmax-neon-acc2.c
1192 src/f32-dwconv/gen/up4x3-minmax-neon.c
Marat Dukhanf5425ea2020-04-24 01:46:00 -0700[diff] [blame]1193 src/f32-dwconv/gen/up4x4-minmax-neon-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1194 src/f32-dwconv/gen/up4x4-minmax-neon.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1195 src/f32-dwconv/gen/up4x9-minmax-neon-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1196 src/f32-dwconv/gen/up4x9-minmax-neon.c
Marat Dukhanf5425ea2020-04-24 01:46:00 -0700[diff] [blame]1197 src/f32-dwconv/gen/up4x25-minmax-neon-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1198 src/f32-dwconv/gen/up4x25-minmax-neon.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]1199 src/f32-dwconv/gen/up8x3-minmax-neon-acc2.c
1200 src/f32-dwconv/gen/up8x3-minmax-neon.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1201 src/f32-dwconv/gen/up8x4-minmax-neon-acc2.c
1202 src/f32-dwconv/gen/up8x4-minmax-neon.c
1203 src/f32-dwconv/gen/up8x9-minmax-neon-acc2.c
1204 src/f32-dwconv/gen/up8x9-minmax-neon.c
Marat Dukhanf5425ea2020-04-24 01:46:00 -0700[diff] [blame]1205 src/f32-dwconv/gen/up8x25-minmax-neon-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1206 src/f32-dwconv/gen/up8x25-minmax-neon.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1207 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc2.c
1208 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc3.c
1209 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4-acc4.c
Marat Dukhanc581e482020-10-24 01:28:11 -0700[diff] [blame]1210 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-1x4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1211 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4-acc2.c
Marat Dukhanc581e482020-10-24 01:28:11 -0700[diff] [blame]1212 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-2x4.c
1213 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-3x4.c
1214 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-4x4.c
1215 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-5x4.c
1216 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neon-6x4.c
Marat Dukhan82f0c322020-10-25 19:17:35 -0700[diff] [blame]1217 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc2.c
1218 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc3.c
1219 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4-acc4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1220 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-1x4.c
Marat Dukhan82f0c322020-10-25 19:17:35 -0700[diff] [blame]1221 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-2x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1222 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-2x4.c
1223 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-3x4.c
1224 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neon-4x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]1225 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc2.c
1226 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc3.c
1227 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc4.c
1228 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4-acc5.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1229 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-1x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]1230 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc2.c
1231 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4-acc3.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1232 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-2x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]1233 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-3x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1234 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-3x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]1235 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-4x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]1236 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-4x4.c
1237 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neon-5x4.c
Marat Dukhan30d4b252020-10-29 16:33:22 -0700[diff] [blame]1238 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc2.c
1239 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc3.c
1240 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc4.c
1241 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4-acc5.c
1242 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-1x4.c
1243 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4-acc2.c
1244 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4-acc3.c
1245 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-2x4.c
Marat Dukhan30d4b252020-10-29 16:33:22 -0700[diff] [blame]1246 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-3x4-acc2.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]1247 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neon-3x4.c
Marat Dukhan4edfdbf2021-11-09 13:47:11 -0800[diff] [blame]1248 src/f32-f16-vcvt/gen/vcvt-neon-x8.c
1249 src/f32-f16-vcvt/gen/vcvt-neon-x16.c
1250 src/f32-f16-vcvt/gen/vcvt-neon-x24.c
1251 src/f32-f16-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan1f29b802020-05-15 23:46:39 -0700[diff] [blame]1252 src/f32-gavgpool-cw/neon-x4.c
Marat Dukhanb9d07cf2020-04-11 20:25:31 -0700[diff] [blame]1253 src/f32-gavgpool/7p7x-minmax-neon-c4.c
1254 src/f32-gavgpool/7x-minmax-neon-c4.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1255 src/f32-gemm/gen-inc/1x8inc-minmax-neon-dup-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1256 src/f32-gemm/gen-inc/1x8inc-minmax-neon-lane-ld64.c
1257 src/f32-gemm/gen-inc/1x8s4inc-minmax-neon.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1258 src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1259 src/f32-gemm/gen-inc/4x8inc-minmax-neon-dup-ld128.c
1260 src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld64.c
1261 src/f32-gemm/gen-inc/4x8inc-minmax-neon-lane-ld128.c
1262 src/f32-gemm/gen-inc/4x8s4inc-minmax-neon.c
1263 src/f32-gemm/gen-inc/5x8inc-minmax-neon-lane-ld64.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1264 src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld64.c
1265 src/f32-gemm/gen-inc/6x8inc-minmax-neon-dup-ld128.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1266 src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld64.c
1267 src/f32-gemm/gen-inc/6x8inc-minmax-neon-lane-ld128.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1268 src/f32-gemm/gen-inc/6x8s4inc-minmax-neon.c
1269 src/f32-gemm/gen-inc/8x8s4inc-minmax-neon.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1270 src/f32-gemm/gen/1x8-minmax-neon-dup-ld64.c
1271 src/f32-gemm/gen/1x8-minmax-neon-lane-ld64.c
1272 src/f32-gemm/gen/1x8s4-minmax-neon.c
1273 src/f32-gemm/gen/4x2-minmax-neon-lane-ld64.c
1274 src/f32-gemm/gen/4x8-minmax-neon-dup-ld64.c
1275 src/f32-gemm/gen/4x8-minmax-neon-dup-ld128.c
1276 src/f32-gemm/gen/4x8-minmax-neon-lane-ld64.c
1277 src/f32-gemm/gen/4x8-minmax-neon-lane-ld128.c
1278 src/f32-gemm/gen/4x8s4-minmax-neon.c
1279 src/f32-gemm/gen/5x8-minmax-neon-lane-ld64.c
1280 src/f32-gemm/gen/6x8-minmax-neon-dup-ld64.c
1281 src/f32-gemm/gen/6x8-minmax-neon-dup-ld128.c
1282 src/f32-gemm/gen/6x8-minmax-neon-lane-ld64.c
1283 src/f32-gemm/gen/6x8-minmax-neon-lane-ld128.c
1284 src/f32-gemm/gen/6x8s4-minmax-neon.c
1285 src/f32-gemm/gen/8x8s4-minmax-neon.c
Artsiom Ablavatski2202c812021-01-22 14:16:43 -0800[diff] [blame]1286 src/f32-ibilinear-chw/gen/neon-p4.c
1287 src/f32-ibilinear-chw/gen/neon-p8.c
Frank Barchard8247e212021-02-03 18:12:33 -0800[diff] [blame]1288 src/f32-ibilinear/gen/neon-c4.c
1289 src/f32-ibilinear/gen/neon-c8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1290 src/f32-igemm/gen/1x8-minmax-neon-dup-ld64.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1291 src/f32-igemm/gen/1x8-minmax-neon-lane-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1292 src/f32-igemm/gen/1x8s4-minmax-neon.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1293 src/f32-igemm/gen/4x2-minmax-neon-lane-ld64.c
1294 src/f32-igemm/gen/4x4-minmax-neon-lane-ld64.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1295 src/f32-igemm/gen/4x8-minmax-neon-dup-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1296 src/f32-igemm/gen/4x8-minmax-neon-dup-ld128.c
1297 src/f32-igemm/gen/4x8-minmax-neon-lane-ld64.c
1298 src/f32-igemm/gen/4x8-minmax-neon-lane-ld128.c
1299 src/f32-igemm/gen/4x8s4-minmax-neon.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1300 src/f32-igemm/gen/6x8-minmax-neon-dup-ld64.c
1301 src/f32-igemm/gen/6x8-minmax-neon-dup-ld128.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1302 src/f32-igemm/gen/6x8-minmax-neon-lane-ld64.c
1303 src/f32-igemm/gen/6x8-minmax-neon-lane-ld128.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1304 src/f32-igemm/gen/6x8s4-minmax-neon.c
1305 src/f32-igemm/gen/8x8s4-minmax-neon.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1306 src/f32-maxpool/9p8x-minmax-neon-c4.c
1307 src/f32-pavgpool/9p8x-minmax-neon-c4.c
1308 src/f32-pavgpool/9x-minmax-neon-c4.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]1309 src/f32-ppmm/gen/4x8-minmax-neon.c
1310 src/f32-ppmm/gen/8x8-minmax-neon.c
Frank Barcharda5316982020-07-23 13:19:28 -0700[diff] [blame]1311 src/f32-prelu/gen/neon-1x4.c
1312 src/f32-prelu/gen/neon-1x8.c
1313 src/f32-prelu/gen/neon-1x16.c
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]1314 src/f32-prelu/gen/neon-2x4.c
1315 src/f32-prelu/gen/neon-2x8.c
Frank Barcharda5316982020-07-23 13:19:28 -0700[diff] [blame]1316 src/f32-prelu/gen/neon-2x16.c
1317 src/f32-prelu/gen/neon-4x4.c
1318 src/f32-prelu/gen/neon-4x8.c
1319 src/f32-prelu/gen/neon-4x16.c
Marat Dukhanb2d0a2a2021-12-02 09:04:57 -0800[diff] [blame]1320 src/f32-qs8-vcvt/gen/vcvt-neon-x8.c
1321 src/f32-qs8-vcvt/gen/vcvt-neon-x16.c
1322 src/f32-qs8-vcvt/gen/vcvt-neon-x24.c
1323 src/f32-qs8-vcvt/gen/vcvt-neon-x32.c
1324 src/f32-qu8-vcvt/gen/vcvt-neon-x8.c
1325 src/f32-qu8-vcvt/gen/vcvt-neon-x16.c
1326 src/f32-qu8-vcvt/gen/vcvt-neon-x24.c
1327 src/f32-qu8-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]1328 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x4.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]1329 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1330 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x8.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]1331 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc2.c
1332 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1333 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x12.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]1334 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc2.c
1335 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1336 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x16.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]1337 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc2.c
1338 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1339 src/f32-raddstoreexpminusmax/gen/neon-lut64-p2-x20.c
1340 src/f32-raddstoreexpminusmax/gen/neon-p5-x4.c
1341 src/f32-raddstoreexpminusmax/gen/neon-p5-x8-acc2.c
1342 src/f32-raddstoreexpminusmax/gen/neon-p5-x8.c
1343 src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc2.c
1344 src/f32-raddstoreexpminusmax/gen/neon-p5-x12-acc3.c
1345 src/f32-raddstoreexpminusmax/gen/neon-p5-x12.c
1346 src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc2.c
1347 src/f32-raddstoreexpminusmax/gen/neon-p5-x16-acc4.c
1348 src/f32-raddstoreexpminusmax/gen/neon-p5-x16.c
1349 src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc2.c
1350 src/f32-raddstoreexpminusmax/gen/neon-p5-x20-acc5.c
1351 src/f32-raddstoreexpminusmax/gen/neon-p5-x20.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1352 src/f32-rmax/neon.c
Marat Dukhan5b86c432020-12-06 19:15:03 -0800[diff] [blame]1353 src/f32-spmm/gen/4x1-minmax-neon-pipelined.c
1354 src/f32-spmm/gen/4x1-minmax-neon-x2.c
1355 src/f32-spmm/gen/4x1-minmax-neon.c
1356 src/f32-spmm/gen/8x1-minmax-neon-pipelined.c
1357 src/f32-spmm/gen/8x1-minmax-neon-x2.c
1358 src/f32-spmm/gen/8x1-minmax-neon.c
1359 src/f32-spmm/gen/12x1-minmax-neon.c
1360 src/f32-spmm/gen/16x1-minmax-neon-pipelined.c
1361 src/f32-spmm/gen/16x1-minmax-neon-x2.c
1362 src/f32-spmm/gen/16x1-minmax-neon.c
1363 src/f32-spmm/gen/32x1-minmax-neon-pipelined.c
1364 src/f32-spmm/gen/32x1-minmax-neon-x2.c
1365 src/f32-spmm/gen/32x1-minmax-neon.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1366 src/f32-vbinary/gen/vadd-minmax-neon-x4.c
1367 src/f32-vbinary/gen/vadd-minmax-neon-x8.c
1368 src/f32-vbinary/gen/vaddc-minmax-neon-x4.c
1369 src/f32-vbinary/gen/vaddc-minmax-neon-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]1370 src/f32-vbinary/gen/vmax-neon-x4.c
1371 src/f32-vbinary/gen/vmax-neon-x8.c
1372 src/f32-vbinary/gen/vmaxc-neon-x4.c
1373 src/f32-vbinary/gen/vmaxc-neon-x8.c
1374 src/f32-vbinary/gen/vmin-neon-x4.c
1375 src/f32-vbinary/gen/vmin-neon-x8.c
1376 src/f32-vbinary/gen/vminc-neon-x4.c
1377 src/f32-vbinary/gen/vminc-neon-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1378 src/f32-vbinary/gen/vmul-minmax-neon-x4.c
1379 src/f32-vbinary/gen/vmul-minmax-neon-x8.c
1380 src/f32-vbinary/gen/vmulc-minmax-neon-x4.c
1381 src/f32-vbinary/gen/vmulc-minmax-neon-x8.c
1382 src/f32-vbinary/gen/vrsubc-minmax-neon-x4.c
1383 src/f32-vbinary/gen/vrsubc-minmax-neon-x8.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]1384 src/f32-vbinary/gen/vsqrdiff-neon-x4.c
1385 src/f32-vbinary/gen/vsqrdiff-neon-x8.c
1386 src/f32-vbinary/gen/vsqrdiffc-neon-x4.c
1387 src/f32-vbinary/gen/vsqrdiffc-neon-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]1388 src/f32-vbinary/gen/vsub-minmax-neon-x4.c
1389 src/f32-vbinary/gen/vsub-minmax-neon-x8.c
1390 src/f32-vbinary/gen/vsubc-minmax-neon-x4.c
1391 src/f32-vbinary/gen/vsubc-minmax-neon-x8.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]1392 src/f32-vclamp/gen/vclamp-neon-x4.c
1393 src/f32-vclamp/gen/vclamp-neon-x8.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]1394 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x4.c
1395 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x8.c
1396 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x12.c
1397 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x16.c
1398 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x20.c
1399 src/f32-velu/gen/velu-neon-rr2-lut16-p3-x24.c
1400 src/f32-velu/gen/velu-neon-rr2-p6-x4.c
1401 src/f32-velu/gen/velu-neon-rr2-p6-x8.c
1402 src/f32-velu/gen/velu-neon-rr2-p6-x12.c
1403 src/f32-velu/gen/velu-neon-rr2-p6-x16.c
1404 src/f32-velu/gen/velu-neon-rr2-p6-x20.c
1405 src/f32-velu/gen/velu-neon-rr2-p6-x24.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]1406 src/f32-vhswish/gen/vhswish-neon-x4.c
1407 src/f32-vhswish/gen/vhswish-neon-x8.c
1408 src/f32-vhswish/gen/vhswish-neon-x16.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1409 src/f32-vlrelu/gen/vlrelu-neon-x4.c
1410 src/f32-vlrelu/gen/vlrelu-neon-x8.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]1411 src/f32-vmulcaddc/gen/c4-minmax-neon-2x.c
1412 src/f32-vmulcaddc/gen/c8-minmax-neon-2x.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]1413 src/f32-vrelu/gen/vrelu-neon-x4.c
1414 src/f32-vrelu/gen/vrelu-neon-x8.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]1415 src/f32-vrnd/gen/vrndd-neon-x4.c
1416 src/f32-vrnd/gen/vrndd-neon-x8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1417 src/f32-vrnd/gen/vrndne-neon-x4.c
1418 src/f32-vrnd/gen/vrndne-neon-x8.c
1419 src/f32-vrnd/gen/vrndu-neon-x4.c
1420 src/f32-vrnd/gen/vrndu-neon-x8.c
1421 src/f32-vrnd/gen/vrndz-neon-x4.c
1422 src/f32-vrnd/gen/vrndz-neon-x8.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]1423 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x4.c
1424 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x8.c
1425 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x12.c
1426 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x16.c
1427 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x20.c
1428 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut64-p2-nr2recps-x24.c
1429 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x4.c
1430 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x8.c
1431 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x12.c
1432 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x16.c
1433 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x20.c
1434 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-lut2048-p1-nr2recps-x24.c
1435 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x4.c
1436 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x8.c
1437 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x12.c
1438 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x16.c
1439 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x20.c
1440 src/f32-vsigmoid/gen/vsigmoid-neon-rr2-p5-nr2recps-x24.c
Marat Dukhan2b9efd82020-06-08 01:09:31 -0700[diff] [blame]1441 src/f32-vunary/gen/vabs-neon-x4.c
1442 src/f32-vunary/gen/vabs-neon-x8.c
1443 src/f32-vunary/gen/vneg-neon-x4.c
1444 src/f32-vunary/gen/vneg-neon-x8.c
1445 src/f32-vunary/gen/vsqr-neon-x4.c
1446 src/f32-vunary/gen/vsqr-neon-x8.c
Marat Dukhan60f903b2021-09-30 09:43:13 -0700[diff] [blame]1447 src/math/cvt-f16-f32-neon-int16.c
1448 src/math/cvt-f16-f32-neon-int32.c
Marat Dukhana6eb1e52021-11-06 18:29:36 -0700[diff] [blame]1449 src/math/cvt-f32-f16-neon.c
Marat Dukhand24301d2021-12-02 00:13:45 -0800[diff] [blame]1450 src/math/cvt-f32-qs8-neon.c
1451 src/math/cvt-f32-qu8-neon.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]1452 src/math/expm1minus-neon-rr2-lut16-p3.c
1453 src/math/expm1minus-neon-rr2-p6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1454 src/math/roundd-neon-addsub.c
1455 src/math/roundd-neon-cvt.c
1456 src/math/roundne-neon-addsub.c
1457 src/math/roundu-neon-addsub.c
1458 src/math/roundu-neon-cvt.c
1459 src/math/roundz-neon-addsub.c
1460 src/math/roundz-neon-cvt.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1461 src/math/sigmoid-neon-rr2-lut64-p2-nr2recps.c
1462 src/math/sigmoid-neon-rr2-lut2048-p1-nr2recps.c
1463 src/math/sigmoid-neon-rr2-p5-nr2recps.c
1464 src/math/sqrt-neon-nr1rsqrts.c
1465 src/math/sqrt-neon-nr2rsqrts.c
1466 src/math/sqrt-neon-nr3rsqrts.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1467 src/qc8-dwconv/gen/up8x9-minmax-fp32-neon-mla8-ld64.c
1468 src/qc8-dwconv/gen/up8x9-minmax-fp32-neon-mul8-ld64.c
Marat Dukhan59af5812021-06-29 18:09:57 -0700[diff] [blame]1469 src/qc8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1470 src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mla8-ld64.c
1471 src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mul8-ld64.c
Marat Dukhan59af5812021-06-29 18:09:57 -0700[diff] [blame]1472 src/qc8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1473 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mla8-ld64.c
1474 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mla8-ld128.c
1475 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mul8-ld64.c
1476 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mul8-ld128.c
Marat Dukhan59af5812021-06-29 18:09:57 -0700[diff] [blame]1477 src/qc8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1478 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mla8-ld64.c
1479 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mla8-ld128.c
1480 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mul8-ld64.c
1481 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mul8-ld128.c
Marat Dukhan59af5812021-06-29 18:09:57 -0700[diff] [blame]1482 src/qc8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c
1483 src/qc8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c
1484 src/qc8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c
1485 src/qc8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c
1486 src/qc8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1487 src/qc8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1488 src/qc8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld1r.c
1489 src/qc8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1490 src/qc8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1491 src/qc8-gemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1492 src/qc8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1493 src/qc8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-ld1r.c
1494 src/qc8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1495 src/qc8-gemm/gen/1x8c4s2-minmax-fp32-neon-mlal.c
1496 src/qc8-gemm/gen/1x8c8-minmax-fp32-neon-mlal.c
Marat Dukhane76478b2021-06-28 16:35:40 -0700[diff] [blame]1497 src/qc8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1498 src/qc8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1499 src/qc8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld1r.c
1500 src/qc8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1501 src/qc8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1502 src/qc8-gemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
1503 src/qc8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1504 src/qc8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-ld1r.c
1505 src/qc8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1506 src/qc8-gemm/gen/2x8c4s2-minmax-fp32-neon-mlal.c
1507 src/qc8-gemm/gen/2x8c8-minmax-fp32-neon-mlal.c
Marat Dukhane76478b2021-06-28 16:35:40 -0700[diff] [blame]1508 src/qc8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1509 src/qc8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1510 src/qc8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld1r.c
1511 src/qc8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1512 src/qc8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1513 src/qc8-igemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1514 src/qc8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1515 src/qc8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-ld1r.c
1516 src/qc8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1517 src/qc8-igemm/gen/1x8c4s2-minmax-fp32-neon-mlal.c
1518 src/qc8-igemm/gen/1x8c8-minmax-fp32-neon-mlal.c
Marat Dukhane76478b2021-06-28 16:35:40 -0700[diff] [blame]1519 src/qc8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1520 src/qc8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1521 src/qc8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld1r.c
1522 src/qc8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1523 src/qc8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1524 src/qc8-igemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
1525 src/qc8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1526 src/qc8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-ld1r.c
1527 src/qc8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1528 src/qc8-igemm/gen/2x8c4s2-minmax-fp32-neon-mlal.c
1529 src/qc8-igemm/gen/2x8c8-minmax-fp32-neon-mlal.c
Marat Dukhane76478b2021-06-28 16:35:40 -0700[diff] [blame]1530 src/qc8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1531 src/qs8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1532 src/qs8-dwconv/gen/up8x9-minmax-rndnu-neon-mla8-ld64.c
1533 src/qs8-dwconv/gen/up8x9-minmax-rndnu-neon-mul8-ld64.c
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]1534 src/qs8-dwconv/gen/up8x9-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1535 src/qs8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1536 src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mla8-ld64.c
1537 src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mul8-ld64.c
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]1538 src/qs8-dwconv/gen/up8x25-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1539 src/qs8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1540 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mla8-ld64.c
1541 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mla8-ld128.c
1542 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mul8-ld64.c
1543 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mul8-ld128.c
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]1544 src/qs8-dwconv/gen/up16x9-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1545 src/qs8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c
Marat Dukhan5f2939f2021-07-23 13:38:32 -0700[diff] [blame]1546 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mla8-ld64.c
1547 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mla8-ld128.c
1548 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mul8-ld64.c
1549 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mul8-ld128.c
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]1550 src/qs8-dwconv/gen/up16x25-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1551 src/qs8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]1552 src/qs8-dwconv/gen/up24x9-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1553 src/qs8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]1554 src/qs8-dwconv/gen/up24x25-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1555 src/qs8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]1556 src/qs8-dwconv/gen/up32x9-minmax-rndnu-neon-mul16.c
Marat Dukhan6f905292021-06-25 11:12:05 -0700[diff] [blame]1557 src/qs8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c
Frank Barchard2aa2e2a2021-09-16 14:59:13 -0700[diff] [blame]1558 src/qs8-dwconv/gen/up32x25-minmax-rndnu-neon-mul16.c
Marat Dukhanfee66be2021-12-09 17:51:15 -0800[diff] [blame]1559 src/qs8-f32-vcvt/gen/vcvt-neon-x8.c
1560 src/qs8-f32-vcvt/gen/vcvt-neon-x16.c
1561 src/qs8-f32-vcvt/gen/vcvt-neon-x24.c
1562 src/qs8-f32-vcvt/gen/vcvt-neon-x32.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]1563 src/qs8-gavgpool/gen/7p7x-minmax-neon-c8-acc2.c
1564 src/qs8-gavgpool/gen/7p7x-minmax-neon-c16-acc2.c
1565 src/qs8-gavgpool/gen/7p7x-minmax-neon-c24-acc2.c
1566 src/qs8-gavgpool/gen/7p7x-minmax-neon-c32-acc2.c
1567 src/qs8-gavgpool/gen/7x-minmax-neon-c8-acc2.c
1568 src/qs8-gavgpool/gen/7x-minmax-neon-c16-acc2.c
1569 src/qs8-gavgpool/gen/7x-minmax-neon-c24-acc2.c
1570 src/qs8-gavgpool/gen/7x-minmax-neon-c32-acc2.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1571 src/qs8-gemm/gen/1x8-minmax-rndnu-neon-mlal-lane-prfm.c
1572 src/qs8-gemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1573 src/qs8-gemm/gen/1x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1574 src/qs8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1575 src/qs8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld1r.c
1576 src/qs8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1577 src/qs8-gemm/gen/1x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1578 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1579 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld1r.c
1580 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1581 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1582 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1583 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mull-ld1r.c
1584 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1585 src/qs8-gemm/gen/1x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1586 src/qs8-gemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1587 src/qs8-gemm/gen/1x8c2s4-minmax-rndnu-neon-mlal.c
1588 src/qs8-gemm/gen/1x8c2s4-minmax-rndnu-neon-mull.c
1589 src/qs8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1590 src/qs8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-ld1r.c
1591 src/qs8-gemm/gen/1x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1592 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1593 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mlal-ld1r.c
1594 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1595 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1596 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mull-ld1r.c
1597 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1598 src/qs8-gemm/gen/1x8c4s2-minmax-fp32-neon-mlal.c
1599 src/qs8-gemm/gen/1x8c4s2-minmax-rndnu-neon-mlal.c
1600 src/qs8-gemm/gen/1x8c4s2-minmax-rndnu-neon-mull.c
1601 src/qs8-gemm/gen/1x8c8-minmax-fp32-neon-mlal.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1602 src/qs8-gemm/gen/1x8c8-minmax-rndnu-neon-mlal.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1603 src/qs8-gemm/gen/1x8c8-minmax-rndnu-neon-mull.c
1604 src/qs8-gemm/gen/1x8c16-minmax-rndnu-neon-mlal.c
Frank Barcharda03020a2021-06-28 15:44:06 -0700[diff] [blame]1605 src/qs8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Frank Barchard22fbe772021-07-20 15:56:32 -0700[diff] [blame]1606 src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane-prfm.c
1607 src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]1608 src/qs8-gemm/gen/1x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1609 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1610 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld1r.c
1611 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1612 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1613 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1614 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mull-ld1r.c
1615 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1616 src/qs8-gemm/gen/1x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1617 src/qs8-gemm/gen/1x16c2s4-minmax-rndnu-neon-mlal.c
1618 src/qs8-gemm/gen/1x16c2s4-minmax-rndnu-neon-mull.c
1619 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1620 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mlal-ld1r.c
1621 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1622 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1623 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mull-ld1r.c
1624 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1625 src/qs8-gemm/gen/1x16c4s2-minmax-rndnu-neon-mlal.c
1626 src/qs8-gemm/gen/1x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1627 src/qs8-gemm/gen/1x16c8-minmax-rndnu-neon-mlal.c
1628 src/qs8-gemm/gen/1x16c8-minmax-rndnu-neon-mull.c
1629 src/qs8-gemm/gen/1x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1630 src/qs8-gemm/gen/2x8-minmax-rndnu-neon-mlal-lane-prfm.c
1631 src/qs8-gemm/gen/2x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1632 src/qs8-gemm/gen/2x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1633 src/qs8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1634 src/qs8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld1r.c
1635 src/qs8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1636 src/qs8-gemm/gen/2x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1637 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1638 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld1r.c
1639 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1640 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1641 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1642 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mull-ld1r.c
1643 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1644 src/qs8-gemm/gen/2x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1645 src/qs8-gemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
1646 src/qs8-gemm/gen/2x8c2s4-minmax-rndnu-neon-mlal.c
1647 src/qs8-gemm/gen/2x8c2s4-minmax-rndnu-neon-mull.c
1648 src/qs8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1649 src/qs8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-ld1r.c
1650 src/qs8-gemm/gen/2x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1651 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1652 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mlal-ld1r.c
1653 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1654 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1655 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mull-ld1r.c
1656 src/qs8-gemm/gen/2x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1657 src/qs8-gemm/gen/2x8c4s2-minmax-fp32-neon-mlal.c
1658 src/qs8-gemm/gen/2x8c4s2-minmax-rndnu-neon-mlal.c
1659 src/qs8-gemm/gen/2x8c4s2-minmax-rndnu-neon-mull.c
1660 src/qs8-gemm/gen/2x8c8-minmax-fp32-neon-mlal.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1661 src/qs8-gemm/gen/2x8c8-minmax-rndnu-neon-mlal.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1662 src/qs8-gemm/gen/2x8c8-minmax-rndnu-neon-mull.c
1663 src/qs8-gemm/gen/2x8c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1664 src/qs8-gemm/gen/2x16-minmax-rndnu-neon-mlal-lane-prfm.c
1665 src/qs8-gemm/gen/2x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1666 src/qs8-gemm/gen/2x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1667 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1668 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld1r.c
1669 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1670 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1671 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1672 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mull-ld1r.c
1673 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1674 src/qs8-gemm/gen/2x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1675 src/qs8-gemm/gen/2x16c2s4-minmax-rndnu-neon-mlal.c
1676 src/qs8-gemm/gen/2x16c2s4-minmax-rndnu-neon-mull.c
1677 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1678 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mlal-ld1r.c
1679 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1680 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1681 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mull-ld1r.c
1682 src/qs8-gemm/gen/2x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1683 src/qs8-gemm/gen/2x16c4s2-minmax-rndnu-neon-mlal.c
1684 src/qs8-gemm/gen/2x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1685 src/qs8-gemm/gen/2x16c8-minmax-rndnu-neon-mlal.c
1686 src/qs8-gemm/gen/2x16c8-minmax-rndnu-neon-mull.c
1687 src/qs8-gemm/gen/2x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1688 src/qs8-gemm/gen/3x8-minmax-rndnu-neon-mlal-lane-prfm.c
1689 src/qs8-gemm/gen/3x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1690 src/qs8-gemm/gen/3x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1691 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1692 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld1r.c
1693 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1694 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1695 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1696 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mull-ld1r.c
1697 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1698 src/qs8-gemm/gen/3x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1699 src/qs8-gemm/gen/3x8c2s4-minmax-rndnu-neon-mlal.c
1700 src/qs8-gemm/gen/3x8c2s4-minmax-rndnu-neon-mull.c
1701 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1702 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mlal-ld1r.c
1703 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1704 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1705 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mull-ld1r.c
1706 src/qs8-gemm/gen/3x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1707 src/qs8-gemm/gen/3x8c4s2-minmax-rndnu-neon-mlal.c
1708 src/qs8-gemm/gen/3x8c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1709 src/qs8-gemm/gen/3x8c8-minmax-rndnu-neon-mlal.c
1710 src/qs8-gemm/gen/3x8c8-minmax-rndnu-neon-mull.c
1711 src/qs8-gemm/gen/3x8c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1712 src/qs8-gemm/gen/3x16-minmax-rndnu-neon-mlal-lane-prfm.c
1713 src/qs8-gemm/gen/3x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1714 src/qs8-gemm/gen/3x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1715 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1716 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld1r.c
1717 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1718 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1719 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1720 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mull-ld1r.c
1721 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1722 src/qs8-gemm/gen/3x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1723 src/qs8-gemm/gen/3x16c2s4-minmax-rndnu-neon-mlal.c
1724 src/qs8-gemm/gen/3x16c2s4-minmax-rndnu-neon-mull.c
1725 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1726 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mlal-ld1r.c
1727 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1728 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1729 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mull-ld1r.c
1730 src/qs8-gemm/gen/3x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1731 src/qs8-gemm/gen/3x16c4s2-minmax-rndnu-neon-mlal.c
1732 src/qs8-gemm/gen/3x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1733 src/qs8-gemm/gen/3x16c8-minmax-rndnu-neon-mlal.c
1734 src/qs8-gemm/gen/3x16c8-minmax-rndnu-neon-mull.c
1735 src/qs8-gemm/gen/3x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1736 src/qs8-gemm/gen/4x8-minmax-rndnu-neon-mlal-lane-prfm.c
1737 src/qs8-gemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1738 src/qs8-gemm/gen/4x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1739 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1740 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld1r.c
1741 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1742 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1743 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1744 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mull-ld1r.c
1745 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1746 src/qs8-gemm/gen/4x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1747 src/qs8-gemm/gen/4x8c2s4-minmax-rndnu-neon-mlal.c
1748 src/qs8-gemm/gen/4x8c2s4-minmax-rndnu-neon-mull.c
1749 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1750 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mlal-ld1r.c
1751 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1752 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1753 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mull-ld1r.c
1754 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1755 src/qs8-gemm/gen/4x8c4s2-minmax-rndnu-neon-mlal.c
1756 src/qs8-gemm/gen/4x8c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1757 src/qs8-gemm/gen/4x8c8-minmax-rndnu-neon-mlal.c
1758 src/qs8-gemm/gen/4x8c8-minmax-rndnu-neon-mull.c
1759 src/qs8-gemm/gen/4x8c16-minmax-rndnu-neon-mlal.c
Frank Barcharda03020a2021-06-28 15:44:06 -0700[diff] [blame]1760 src/qs8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Frank Barchard22fbe772021-07-20 15:56:32 -0700[diff] [blame]1761 src/qs8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane-prfm.c
1762 src/qs8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]1763 src/qs8-gemm/gen/4x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1764 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1765 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld1r.c
1766 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1767 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1768 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1769 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mull-ld1r.c
1770 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1771 src/qs8-gemm/gen/4x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1772 src/qs8-gemm/gen/4x16c2s4-minmax-rndnu-neon-mlal.c
1773 src/qs8-gemm/gen/4x16c2s4-minmax-rndnu-neon-mull.c
1774 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1775 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mlal-ld1r.c
1776 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1777 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1778 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mull-ld1r.c
1779 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1780 src/qs8-gemm/gen/4x16c4s2-minmax-rndnu-neon-mlal.c
1781 src/qs8-gemm/gen/4x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1782 src/qs8-gemm/gen/4x16c8-minmax-rndnu-neon-mlal.c
1783 src/qs8-gemm/gen/4x16c8-minmax-rndnu-neon-mull.c
1784 src/qs8-gemm/gen/4x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1785 src/qs8-gemm/gen/6x8-minmax-rndnu-neon-mlal-lane-prfm.c
1786 src/qs8-gemm/gen/6x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1787 src/qs8-gemm/gen/6x16-minmax-rndnu-neon-mlal-lane-prfm.c
1788 src/qs8-gemm/gen/6x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1789 src/qs8-igemm/gen/1x8-minmax-rndnu-neon-mlal-lane-prfm.c
1790 src/qs8-igemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1791 src/qs8-igemm/gen/1x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1792 src/qs8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1793 src/qs8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld1r.c
1794 src/qs8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1795 src/qs8-igemm/gen/1x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1796 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1797 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld1r.c
1798 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1799 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1800 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1801 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mull-ld1r.c
1802 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1803 src/qs8-igemm/gen/1x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1804 src/qs8-igemm/gen/1x8c2s4-minmax-fp32-neon-mlal.c
1805 src/qs8-igemm/gen/1x8c2s4-minmax-rndnu-neon-mlal.c
1806 src/qs8-igemm/gen/1x8c2s4-minmax-rndnu-neon-mull.c
1807 src/qs8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1808 src/qs8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-ld1r.c
1809 src/qs8-igemm/gen/1x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1810 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1811 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mlal-ld1r.c
1812 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1813 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1814 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mull-ld1r.c
1815 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1816 src/qs8-igemm/gen/1x8c4s2-minmax-fp32-neon-mlal.c
1817 src/qs8-igemm/gen/1x8c4s2-minmax-rndnu-neon-mlal.c
1818 src/qs8-igemm/gen/1x8c4s2-minmax-rndnu-neon-mull.c
1819 src/qs8-igemm/gen/1x8c8-minmax-fp32-neon-mlal.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1820 src/qs8-igemm/gen/1x8c8-minmax-rndnu-neon-mlal.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1821 src/qs8-igemm/gen/1x8c8-minmax-rndnu-neon-mull.c
1822 src/qs8-igemm/gen/1x8c16-minmax-rndnu-neon-mlal.c
Frank Barcharda03020a2021-06-28 15:44:06 -0700[diff] [blame]1823 src/qs8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Frank Barchard22fbe772021-07-20 15:56:32 -0700[diff] [blame]1824 src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane-prfm.c
1825 src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]1826 src/qs8-igemm/gen/1x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1827 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1828 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld1r.c
1829 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1830 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1831 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1832 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mull-ld1r.c
1833 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1834 src/qs8-igemm/gen/1x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1835 src/qs8-igemm/gen/1x16c2s4-minmax-rndnu-neon-mlal.c
1836 src/qs8-igemm/gen/1x16c2s4-minmax-rndnu-neon-mull.c
1837 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1838 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mlal-ld1r.c
1839 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1840 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1841 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mull-ld1r.c
1842 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1843 src/qs8-igemm/gen/1x16c4s2-minmax-rndnu-neon-mlal.c
1844 src/qs8-igemm/gen/1x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1845 src/qs8-igemm/gen/1x16c8-minmax-rndnu-neon-mlal.c
1846 src/qs8-igemm/gen/1x16c8-minmax-rndnu-neon-mull.c
1847 src/qs8-igemm/gen/1x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1848 src/qs8-igemm/gen/2x8-minmax-rndnu-neon-mlal-lane-prfm.c
1849 src/qs8-igemm/gen/2x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1850 src/qs8-igemm/gen/2x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1851 src/qs8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1852 src/qs8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld1r.c
1853 src/qs8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1854 src/qs8-igemm/gen/2x8c2-minmax-fp32-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1855 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1856 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld1r.c
1857 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1858 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1859 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1860 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mull-ld1r.c
1861 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1862 src/qs8-igemm/gen/2x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1863 src/qs8-igemm/gen/2x8c2s4-minmax-fp32-neon-mlal.c
1864 src/qs8-igemm/gen/2x8c2s4-minmax-rndnu-neon-mlal.c
1865 src/qs8-igemm/gen/2x8c2s4-minmax-rndnu-neon-mull.c
1866 src/qs8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1867 src/qs8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-ld1r.c
1868 src/qs8-igemm/gen/2x8c4-minmax-fp32-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1869 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1870 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mlal-ld1r.c
1871 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1872 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1873 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mull-ld1r.c
1874 src/qs8-igemm/gen/2x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1875 src/qs8-igemm/gen/2x8c4s2-minmax-fp32-neon-mlal.c
1876 src/qs8-igemm/gen/2x8c4s2-minmax-rndnu-neon-mlal.c
1877 src/qs8-igemm/gen/2x8c4s2-minmax-rndnu-neon-mull.c
1878 src/qs8-igemm/gen/2x8c8-minmax-fp32-neon-mlal.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1879 src/qs8-igemm/gen/2x8c8-minmax-rndnu-neon-mlal.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1880 src/qs8-igemm/gen/2x8c8-minmax-rndnu-neon-mull.c
1881 src/qs8-igemm/gen/2x8c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1882 src/qs8-igemm/gen/2x16-minmax-rndnu-neon-mlal-lane-prfm.c
1883 src/qs8-igemm/gen/2x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1884 src/qs8-igemm/gen/2x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1885 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1886 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld1r.c
1887 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1888 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1889 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1890 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mull-ld1r.c
1891 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1892 src/qs8-igemm/gen/2x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1893 src/qs8-igemm/gen/2x16c2s4-minmax-rndnu-neon-mlal.c
1894 src/qs8-igemm/gen/2x16c2s4-minmax-rndnu-neon-mull.c
1895 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1896 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mlal-ld1r.c
1897 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1898 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1899 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mull-ld1r.c
1900 src/qs8-igemm/gen/2x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1901 src/qs8-igemm/gen/2x16c4s2-minmax-rndnu-neon-mlal.c
1902 src/qs8-igemm/gen/2x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1903 src/qs8-igemm/gen/2x16c8-minmax-rndnu-neon-mlal.c
1904 src/qs8-igemm/gen/2x16c8-minmax-rndnu-neon-mull.c
1905 src/qs8-igemm/gen/2x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1906 src/qs8-igemm/gen/3x8-minmax-rndnu-neon-mlal-lane-prfm.c
1907 src/qs8-igemm/gen/3x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1908 src/qs8-igemm/gen/3x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1909 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1910 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld1r.c
1911 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1912 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1913 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1914 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mull-ld1r.c
1915 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1916 src/qs8-igemm/gen/3x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1917 src/qs8-igemm/gen/3x8c2s4-minmax-rndnu-neon-mlal.c
1918 src/qs8-igemm/gen/3x8c2s4-minmax-rndnu-neon-mull.c
1919 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1920 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mlal-ld1r.c
1921 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1922 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1923 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mull-ld1r.c
1924 src/qs8-igemm/gen/3x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1925 src/qs8-igemm/gen/3x8c4s2-minmax-rndnu-neon-mlal.c
1926 src/qs8-igemm/gen/3x8c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1927 src/qs8-igemm/gen/3x8c8-minmax-rndnu-neon-mlal.c
1928 src/qs8-igemm/gen/3x8c8-minmax-rndnu-neon-mull.c
1929 src/qs8-igemm/gen/3x8c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1930 src/qs8-igemm/gen/3x16-minmax-rndnu-neon-mlal-lane-prfm.c
1931 src/qs8-igemm/gen/3x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1932 src/qs8-igemm/gen/3x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1933 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1934 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld1r.c
1935 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1936 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1937 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1938 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mull-ld1r.c
1939 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1940 src/qs8-igemm/gen/3x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1941 src/qs8-igemm/gen/3x16c2s4-minmax-rndnu-neon-mlal.c
1942 src/qs8-igemm/gen/3x16c2s4-minmax-rndnu-neon-mull.c
1943 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1944 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mlal-ld1r.c
1945 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1946 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1947 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mull-ld1r.c
1948 src/qs8-igemm/gen/3x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1949 src/qs8-igemm/gen/3x16c4s2-minmax-rndnu-neon-mlal.c
1950 src/qs8-igemm/gen/3x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1951 src/qs8-igemm/gen/3x16c8-minmax-rndnu-neon-mlal.c
1952 src/qs8-igemm/gen/3x16c8-minmax-rndnu-neon-mull.c
1953 src/qs8-igemm/gen/3x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]1954 src/qs8-igemm/gen/4x8-minmax-rndnu-neon-mlal-lane-prfm.c
1955 src/qs8-igemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard510b8e02021-07-26 17:25:18 -0700[diff] [blame]1956 src/qs8-igemm/gen/4x8-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1957 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1958 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld1r.c
1959 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1960 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1961 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1962 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mull-ld1r.c
1963 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1964 src/qs8-igemm/gen/4x8c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1965 src/qs8-igemm/gen/4x8c2s4-minmax-rndnu-neon-mlal.c
1966 src/qs8-igemm/gen/4x8c2s4-minmax-rndnu-neon-mull.c
1967 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1968 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mlal-ld1r.c
1969 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1970 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1971 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mull-ld1r.c
1972 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1973 src/qs8-igemm/gen/4x8c4s2-minmax-rndnu-neon-mlal.c
1974 src/qs8-igemm/gen/4x8c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]1975 src/qs8-igemm/gen/4x8c8-minmax-rndnu-neon-mlal.c
1976 src/qs8-igemm/gen/4x8c8-minmax-rndnu-neon-mull.c
1977 src/qs8-igemm/gen/4x8c16-minmax-rndnu-neon-mlal.c
Frank Barcharda03020a2021-06-28 15:44:06 -0700[diff] [blame]1978 src/qs8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Frank Barchard22fbe772021-07-20 15:56:32 -0700[diff] [blame]1979 src/qs8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane-prfm.c
1980 src/qs8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]1981 src/qs8-igemm/gen/4x16-minmax-rndnu-neon-mull-addw-dup.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1982 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1983 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld1r.c
1984 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1985 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1986 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mull-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]1987 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mull-ld1r.c
1988 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mull-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]1989 src/qs8-igemm/gen/4x16c2-minmax-rndnu-neon-mull-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1990 src/qs8-igemm/gen/4x16c2s4-minmax-rndnu-neon-mlal.c
1991 src/qs8-igemm/gen/4x16c2s4-minmax-rndnu-neon-mull.c
1992 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1993 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mlal-ld1r.c
1994 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1995 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mull-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]1996 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mull-ld1r.c
1997 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neon-mull-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]1998 src/qs8-igemm/gen/4x16c4s2-minmax-rndnu-neon-mlal.c
1999 src/qs8-igemm/gen/4x16c4s2-minmax-rndnu-neon-mull.c
Marat Dukhan89991902021-12-06 00:54:36 -0800[diff] [blame]2000 src/qs8-igemm/gen/4x16c8-minmax-rndnu-neon-mlal.c
2001 src/qs8-igemm/gen/4x16c8-minmax-rndnu-neon-mull.c
2002 src/qs8-igemm/gen/4x16c16-minmax-rndnu-neon-mlal.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]2003 src/qs8-igemm/gen/6x8-minmax-rndnu-neon-mlal-lane-prfm.c
2004 src/qs8-igemm/gen/6x8-minmax-rndnu-neon-mlal-lane.c
Frank Barchard27bf92c2021-11-24 15:47:52 -0800[diff] [blame]2005 src/qs8-igemm/gen/6x16-minmax-rndnu-neon-mlal-lane-prfm.c
2006 src/qs8-igemm/gen/6x16-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan2e23d2b2020-07-29 16:01:37 -0700[diff] [blame]2007 src/qs8-requantization/fp32-neon.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]2008 src/qs8-requantization/gemmlowp-neon.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]2009 src/qs8-requantization/rndna-neon.c
Marat Dukhand3d818c2021-07-16 17:56:54 -0700[diff] [blame]2010 src/qs8-requantization/rndnu-neon-mull.c
2011 src/qs8-requantization/rndnu-neon-qdmulh.c
Marat Dukhanba7b2792020-09-02 14:26:45 -0700[diff] [blame]2012 src/qs8-vadd/gen/minmax-neon-ld64-x8.c
2013 src/qs8-vadd/gen/minmax-neon-ld64-x16.c
2014 src/qs8-vadd/gen/minmax-neon-ld64-x24.c
2015 src/qs8-vadd/gen/minmax-neon-ld64-x32.c
Marat Dukhaneb3cff32021-07-30 11:35:27 -0700[diff] [blame]2016 src/qs8-vadd/gen/minmax-neon-ld128-x16.c
2017 src/qs8-vadd/gen/minmax-neon-ld128-x32.c
Marat Dukhanba7b2792020-09-02 14:26:45 -0700[diff] [blame]2018 src/qs8-vaddc/gen/minmax-neon-ld64-x8.c
2019 src/qs8-vaddc/gen/minmax-neon-ld64-x16.c
2020 src/qs8-vaddc/gen/minmax-neon-ld64-x24.c
2021 src/qs8-vaddc/gen/minmax-neon-ld64-x32.c
Marat Dukhaneb3cff32021-07-30 11:35:27 -0700[diff] [blame]2022 src/qs8-vaddc/gen/minmax-neon-ld128-x16.c
2023 src/qs8-vaddc/gen/minmax-neon-ld128-x32.c
Marat Dukhan4a7b70f2021-08-02 18:18:10 -0700[diff] [blame]2024 src/qs8-vmul/gen/minmax-fp32-neon-ld64-x8.c
2025 src/qs8-vmul/gen/minmax-fp32-neon-ld64-x16.c
2026 src/qs8-vmul/gen/minmax-fp32-neon-ld128-x16.c
2027 src/qs8-vmulc/gen/minmax-fp32-neon-ld64-x8.c
2028 src/qs8-vmulc/gen/minmax-fp32-neon-ld64-x16.c
2029 src/qs8-vmulc/gen/minmax-fp32-neon-ld128-x16.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]2030 src/qu8-avgpool/9p8x-minmax-neon-c8.c
2031 src/qu8-avgpool/9x-minmax-neon-c8.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2032 src/qu8-dwconv/gen/up8x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2033 src/qu8-dwconv/gen/up8x9-minmax-rndnu-neon-mul8.c
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]2034 src/qu8-dwconv/gen/up8x9-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2035 src/qu8-dwconv/gen/up8x25-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2036 src/qu8-dwconv/gen/up8x25-minmax-rndnu-neon-mul8.c
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]2037 src/qu8-dwconv/gen/up8x25-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2038 src/qu8-dwconv/gen/up16x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2039 src/qu8-dwconv/gen/up16x9-minmax-rndnu-neon-mul8.c
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]2040 src/qu8-dwconv/gen/up16x9-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2041 src/qu8-dwconv/gen/up16x25-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2042 src/qu8-dwconv/gen/up16x25-minmax-rndnu-neon-mul8.c
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]2043 src/qu8-dwconv/gen/up16x25-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2044 src/qu8-dwconv/gen/up24x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2045 src/qu8-dwconv/gen/up24x9-minmax-rndnu-neon-mul8.c
2046 src/qu8-dwconv/gen/up24x9-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2047 src/qu8-dwconv/gen/up24x25-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2048 src/qu8-dwconv/gen/up24x25-minmax-rndnu-neon-mul8.c
2049 src/qu8-dwconv/gen/up24x25-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2050 src/qu8-dwconv/gen/up32x9-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2051 src/qu8-dwconv/gen/up32x9-minmax-rndnu-neon-mul8.c
2052 src/qu8-dwconv/gen/up32x9-minmax-rndnu-neon-mul16.c
Marat Dukhan605696a2021-07-15 18:01:30 -0700[diff] [blame]2053 src/qu8-dwconv/gen/up32x25-minmax-fp32-neon-mul16.c
Frank Barchard354cbc62021-09-27 21:42:41 -0700[diff] [blame]2054 src/qu8-dwconv/gen/up32x25-minmax-rndnu-neon-mul8.c
2055 src/qu8-dwconv/gen/up32x25-minmax-rndnu-neon-mul16.c
Marat Dukhanfee66be2021-12-09 17:51:15 -0800[diff] [blame]2056 src/qu8-f32-vcvt/gen/vcvt-neon-x8.c
2057 src/qu8-f32-vcvt/gen/vcvt-neon-x16.c
2058 src/qu8-f32-vcvt/gen/vcvt-neon-x24.c
2059 src/qu8-f32-vcvt/gen/vcvt-neon-x32.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]2060 src/qu8-gavgpool/7p7x-minmax-neon-c8.c
2061 src/qu8-gavgpool/7x-minmax-neon-c8.c
Digant Desai59d65152021-11-29 10:44:04 -0800[diff] [blame]2062 src/qu8-gemm/gen/1x8-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2063 src/qu8-gemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan69c8a292021-07-14 19:34:56 -0700[diff] [blame]2064 src/qu8-gemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2065 src/qu8-gemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Digant Desai59d65152021-11-29 10:44:04 -0800[diff] [blame]2066 src/qu8-gemm/gen/4x8-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2067 src/qu8-gemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan69c8a292021-07-14 19:34:56 -0700[diff] [blame]2068 src/qu8-gemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2069 src/qu8-gemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
Digant Desai59d65152021-11-29 10:44:04 -0800[diff] [blame]2070 src/qu8-igemm/gen/1x8-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2071 src/qu8-igemm/gen/1x8-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan69c8a292021-07-14 19:34:56 -0700[diff] [blame]2072 src/qu8-igemm/gen/1x16-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2073 src/qu8-igemm/gen/1x16-minmax-rndnu-neon-mlal-lane.c
Digant Desai59d65152021-11-29 10:44:04 -0800[diff] [blame]2074 src/qu8-igemm/gen/4x8-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2075 src/qu8-igemm/gen/4x8-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan69c8a292021-07-14 19:34:56 -0700[diff] [blame]2076 src/qu8-igemm/gen/4x16-minmax-fp32-neon-mlal-lane.c
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]2077 src/qu8-igemm/gen/4x16-minmax-rndnu-neon-mlal-lane.c
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]2078 src/qu8-requantization/fp32-neon.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]2079 src/qu8-requantization/gemmlowp-neon.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]2080 src/qu8-requantization/rndna-neon.c
Marat Dukhan76e78c82021-07-20 21:11:23 -0700[diff] [blame]2081 src/qu8-vadd/gen/minmax-neon-ld64-x8.c
2082 src/qu8-vadd/gen/minmax-neon-ld64-x16.c
Frank Barchard0a3093c2021-08-31 09:58:11 -0700[diff] [blame]2083 src/qu8-vadd/gen/minmax-neon-ld64-x32.c
Marat Dukhaneb3cff32021-07-30 11:35:27 -0700[diff] [blame]2084 src/qu8-vadd/gen/minmax-neon-ld128-x16.c
Marat Dukhan76e78c82021-07-20 21:11:23 -0700[diff] [blame]2085 src/qu8-vaddc/gen/minmax-neon-ld64-x8.c
2086 src/qu8-vaddc/gen/minmax-neon-ld64-x16.c
Frank Barchard0a3093c2021-08-31 09:58:11 -0700[diff] [blame]2087 src/qu8-vaddc/gen/minmax-neon-ld64-x32.c
Marat Dukhaneb3cff32021-07-30 11:35:27 -0700[diff] [blame]2088 src/qu8-vaddc/gen/minmax-neon-ld128-x16.c
Marat Dukhan4a7b70f2021-08-02 18:18:10 -0700[diff] [blame]2089 src/qu8-vmul/gen/minmax-fp32-neon-ld64-x8.c
2090 src/qu8-vmul/gen/minmax-fp32-neon-ld64-x16.c
2091 src/qu8-vmul/gen/minmax-fp32-neon-ld128-x16.c
2092 src/qu8-vmulc/gen/minmax-fp32-neon-ld64-x8.c
2093 src/qu8-vmulc/gen/minmax-fp32-neon-ld64-x16.c
2094 src/qu8-vmulc/gen/minmax-fp32-neon-ld128-x16.c
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]2095 src/s8-ibilinear/gen/neon-c8.c
2096 src/s8-ibilinear/gen/neon-c16.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]2097 src/s8-maxpool/9p8x-minmax-neon-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]2098 src/s8-vclamp/neon-x64.c
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]2099 src/u8-ibilinear/gen/neon-c8.c
2100 src/u8-ibilinear/gen/neon-c16.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2101 src/u8-maxpool/9p8x-minmax-neon-c16.c
Marat Dukhan36aecb52019-11-22 17:21:49 -0800[diff] [blame]2102 src/u8-rmax/neon.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]2103 src/u8-vclamp/neon-x64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2104 src/x8-zip/x2-neon.c
2105 src/x8-zip/x3-neon.c
2106 src/x8-zip/x4-neon.c
2107 src/x8-zip/xm-neon.c
Marat Dukhan36aecb52019-11-22 17:21:49 -0800[diff] [blame]2108 src/x32-packx/x4-neon-st4.c
Marat Dukhan57dccd82020-04-14 00:53:10 -0700[diff] [blame]2109 src/x32-unpool/neon.c
Marat Dukhan36aecb52019-11-22 17:21:49 -0800[diff] [blame]2110 src/x32-zip/x2-neon.c
2111 src/x32-zip/x3-neon.c
2112 src/x32-zip/x4-neon.c
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]2113 src/x32-zip/xm-neon.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]2114 src/xx-fill/neon-x64.c
2115 src/xx-pad/neon.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]2116
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]2117SET(PROD_NEONFP16_MICROKERNEL_SRCS
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]2118 src/f16-f32-vcvt/gen/vcvt-neonfp16-x16.c
2119 src/f32-f16-vcvt/gen/vcvt-neonfp16-x16.c)
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]2120
Marat Dukhan8ff372c2021-09-28 14:43:17 -0700[diff] [blame]2121SET(ALL_NEONFP16_MICROKERNEL_SRCS
2122 src/f16-f32-vcvt/gen/vcvt-neonfp16-x8.c
Marat Dukhan3ed866b2021-09-29 08:23:33 -0700[diff] [blame]2123 src/f16-f32-vcvt/gen/vcvt-neonfp16-x16.c
Marat Dukhand77f77d2021-10-24 15:39:59 -0700[diff] [blame]2124 src/f32-f16-vcvt/gen/vcvt-neonfp16-x8.c
2125 src/f32-f16-vcvt/gen/vcvt-neonfp16-x16.c
Marat Dukhan582e1842021-10-25 17:18:36 -0700[diff] [blame]2126 src/math/cvt-f16-f32-neonfp16.c
2127 src/math/cvt-f32-f16-neonfp16.c)
Marat Dukhan8ff372c2021-09-28 14:43:17 -0700[diff] [blame]2128
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2129SET(PROD_NEONFMA_MICROKERNEL_SRCS
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2130 src/f32-dwconv/gen/up8x3-minmax-neonfma.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2131 src/f32-dwconv/gen/up8x4-minmax-neonfma.c
2132 src/f32-dwconv/gen/up8x9-minmax-neonfma.c
Frank Barcharddbe781b2021-10-18 10:29:52 -0700[diff] [blame]2133 src/f32-dwconv/gen/up8x25-minmax-neonfma-acc2.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2134 src/f32-gemm/gen/1x8s4-minmax-neonfma.c
2135 src/f32-gemm/gen/6x8s4-minmax-neonfma.c
2136 src/f32-ibilinear-chw/gen/neonfma-p8.c
2137 src/f32-ibilinear/gen/neonfma-c8.c
2138 src/f32-igemm/gen/1x8s4-minmax-neonfma.c
2139 src/f32-igemm/gen/6x8s4-minmax-neonfma.c
2140 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16.c
2141 src/f32-spmm/gen/32x1-minmax-neonfma-pipelined.c
2142 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x16.c
2143 src/f32-velu/gen/velu-neonfma-rr1-p6-x8.c
2144 src/f32-vmulcaddc/gen/c4-minmax-neonfma-2x.c
2145 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x16.c)
2146
2147SET(ALL_NEONFMA_MICROKERNEL_SRCS
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2148 src/f32-dwconv/gen/up4x3-minmax-neonfma-acc2.c
2149 src/f32-dwconv/gen/up4x3-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2150 src/f32-dwconv/gen/up4x4-minmax-neonfma-acc2.c
2151 src/f32-dwconv/gen/up4x4-minmax-neonfma.c
2152 src/f32-dwconv/gen/up4x9-minmax-neonfma-acc2.c
2153 src/f32-dwconv/gen/up4x9-minmax-neonfma.c
2154 src/f32-dwconv/gen/up4x25-minmax-neonfma-acc2.c
2155 src/f32-dwconv/gen/up4x25-minmax-neonfma.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2156 src/f32-dwconv/gen/up8x3-minmax-neonfma-acc2.c
2157 src/f32-dwconv/gen/up8x3-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2158 src/f32-dwconv/gen/up8x4-minmax-neonfma-acc2.c
2159 src/f32-dwconv/gen/up8x4-minmax-neonfma.c
2160 src/f32-dwconv/gen/up8x9-minmax-neonfma-acc2.c
2161 src/f32-dwconv/gen/up8x9-minmax-neonfma.c
2162 src/f32-dwconv/gen/up8x25-minmax-neonfma-acc2.c
2163 src/f32-dwconv/gen/up8x25-minmax-neonfma.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2164 src/f32-dwconv/gen/up16x3-minmax-neon-acc2.c
2165 src/f32-dwconv/gen/up16x3-minmax-neon.c
2166 src/f32-dwconv/gen/up16x3-minmax-neonfma-acc2.c
2167 src/f32-dwconv/gen/up16x3-minmax-neonfma.c
Frank Barchardc9f9d672021-10-18 12:51:59 -0700[diff] [blame]2168 src/f32-dwconv/gen/up16x4-minmax-neon-acc2.c
2169 src/f32-dwconv/gen/up16x4-minmax-neon.c
2170 src/f32-dwconv/gen/up16x4-minmax-neonfma-acc2.c
2171 src/f32-dwconv/gen/up16x4-minmax-neonfma.c
2172 src/f32-dwconv/gen/up16x9-minmax-neon-acc2.c
2173 src/f32-dwconv/gen/up16x9-minmax-neon.c
2174 src/f32-dwconv/gen/up16x9-minmax-neonfma-acc2.c
2175 src/f32-dwconv/gen/up16x9-minmax-neonfma.c
2176 src/f32-dwconv/gen/up16x25-minmax-neon-acc2.c
2177 src/f32-dwconv/gen/up16x25-minmax-neon.c
2178 src/f32-dwconv/gen/up16x25-minmax-neonfma-acc2.c
2179 src/f32-dwconv/gen/up16x25-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2180 src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-dup-ld64.c
2181 src/f32-gemm/gen-inc/1x8s4inc-minmax-neonfma.c
2182 src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld64.c
2183 src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-dup-ld128.c
2184 src/f32-gemm/gen-inc/4x8s4inc-minmax-neonfma.c
2185 src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld64.c
2186 src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-dup-ld128.c
2187 src/f32-gemm/gen-inc/6x8s4inc-minmax-neonfma.c
2188 src/f32-gemm/gen-inc/8x8s4inc-minmax-neonfma.c
2189 src/f32-gemm/gen/1x8-minmax-neonfma-dup-ld64.c
2190 src/f32-gemm/gen/1x8s4-minmax-neonfma.c
2191 src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld64.c
2192 src/f32-gemm/gen/4x8-minmax-neonfma-dup-ld128.c
2193 src/f32-gemm/gen/4x8s4-minmax-neonfma.c
2194 src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld64.c
2195 src/f32-gemm/gen/6x8-minmax-neonfma-dup-ld128.c
2196 src/f32-gemm/gen/6x8s4-minmax-neonfma.c
2197 src/f32-gemm/gen/8x8s4-minmax-neonfma.c
Artsiom Ablavatski2202c812021-01-22 14:16:43 -0800[diff] [blame]2198 src/f32-ibilinear-chw/gen/neonfma-p4.c
2199 src/f32-ibilinear-chw/gen/neonfma-p8.c
Frank Barchard8247e212021-02-03 18:12:33 -0800[diff] [blame]2200 src/f32-ibilinear/gen/neonfma-c4.c
2201 src/f32-ibilinear/gen/neonfma-c8.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2202 src/f32-igemm/gen/1x8-minmax-neonfma-dup-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2203 src/f32-igemm/gen/1x8s4-minmax-neonfma.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2204 src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2205 src/f32-igemm/gen/4x8-minmax-neonfma-dup-ld128.c
2206 src/f32-igemm/gen/4x8s4-minmax-neonfma.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2207 src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld64.c
2208 src/f32-igemm/gen/6x8-minmax-neonfma-dup-ld128.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2209 src/f32-igemm/gen/6x8s4-minmax-neonfma.c
2210 src/f32-igemm/gen/8x8s4-minmax-neonfma.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2211 src/f32-ppmm/gen/4x8-minmax-neonfma.c
2212 src/f32-ppmm/gen/8x8-minmax-neonfma.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]2213 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x4.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]2214 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2215 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x8.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]2216 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc2.c
2217 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2218 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x12.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]2219 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc2.c
2220 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2221 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x16.c
Marat Dukhan8137e4c2020-01-25 12:56:58 -0800[diff] [blame]2222 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc2.c
2223 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2224 src/f32-raddstoreexpminusmax/gen/neonfma-lut64-p2-x20.c
2225 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x4.c
2226 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8-acc2.c
2227 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x8.c
2228 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc2.c
2229 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12-acc3.c
2230 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x12.c
2231 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc2.c
2232 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16-acc4.c
2233 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x16.c
2234 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc2.c
2235 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20-acc5.c
2236 src/f32-raddstoreexpminusmax/gen/neonfma-p5-x20.c
Marat Dukhan2fa7a0c2020-12-06 19:09:02 -0800[diff] [blame]2237 src/f32-spmm/gen/4x1-minmax-neonfma-pipelined.c
2238 src/f32-spmm/gen/4x1-minmax-neonfma-x2.c
2239 src/f32-spmm/gen/4x1-minmax-neonfma.c
2240 src/f32-spmm/gen/8x1-minmax-neonfma-pipelined.c
2241 src/f32-spmm/gen/8x1-minmax-neonfma-x2.c
2242 src/f32-spmm/gen/8x1-minmax-neonfma.c
2243 src/f32-spmm/gen/12x1-minmax-neonfma.c
2244 src/f32-spmm/gen/16x1-minmax-neonfma-pipelined.c
2245 src/f32-spmm/gen/16x1-minmax-neonfma-x2.c
2246 src/f32-spmm/gen/16x1-minmax-neonfma.c
2247 src/f32-spmm/gen/32x1-minmax-neonfma-pipelined.c
2248 src/f32-spmm/gen/32x1-minmax-neonfma-x2.c
2249 src/f32-spmm/gen/32x1-minmax-neonfma.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]2250 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x4.c
2251 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x8.c
2252 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x12.c
2253 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x16.c
2254 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x20.c
2255 src/f32-velu/gen/velu-neonfma-rr1-lut16-p3-x24.c
2256 src/f32-velu/gen/velu-neonfma-rr1-p6-x4.c
2257 src/f32-velu/gen/velu-neonfma-rr1-p6-x8.c
2258 src/f32-velu/gen/velu-neonfma-rr1-p6-x12.c
2259 src/f32-velu/gen/velu-neonfma-rr1-p6-x16.c
2260 src/f32-velu/gen/velu-neonfma-rr1-p6-x20.c
2261 src/f32-velu/gen/velu-neonfma-rr1-p6-x24.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2262 src/f32-vmulcaddc/gen/c4-minmax-neonfma-2x.c
2263 src/f32-vmulcaddc/gen/c8-minmax-neonfma-2x.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]2264 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x4.c
2265 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x8.c
2266 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x12.c
2267 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x16.c
2268 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x20.c
2269 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr1recps1fma-x24.c
2270 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x4.c
2271 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x8.c
2272 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x12.c
2273 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x16.c
2274 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x20.c
2275 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2fma-x24.c
2276 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x4.c
2277 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x8.c
2278 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x12.c
2279 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x16.c
2280 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x20.c
2281 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-nr2recps-x24.c
2282 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x4.c
2283 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x8.c
2284 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x12.c
2285 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x16.c
2286 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x20.c
2287 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma-x24.c
2288 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x4.c
2289 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x8.c
2290 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x12.c
2291 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x16.c
2292 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x20.c
2293 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2fma-x24.c
2294 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x4.c
2295 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x8.c
2296 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x12.c
2297 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x16.c
2298 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x20.c
2299 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-nr2recps-x24.c
2300 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x4.c
2301 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x8.c
2302 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x12.c
2303 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x16.c
2304 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x20.c
2305 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr1recps1fma-x24.c
2306 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x4.c
2307 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x8.c
2308 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x12.c
2309 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x16.c
2310 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x20.c
2311 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2fma-x24.c
2312 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x4.c
2313 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x8.c
2314 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x12.c
2315 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x16.c
2316 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x20.c
2317 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-nr2recps-x24.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]2318 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x4.c
2319 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x8.c
2320 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x12.c
2321 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x16.c
2322 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x20.c
2323 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x24.c
2324 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x28.c
2325 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x32.c
2326 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x36.c
2327 src/f32-vsqrt/gen/neonfma-nr1rsqrts1fma1adj-x40.c
2328 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x4.c
2329 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x8.c
2330 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x12.c
2331 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x16.c
2332 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x20.c
2333 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x24.c
2334 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x28.c
2335 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x32.c
2336 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x36.c
2337 src/f32-vsqrt/gen/neonfma-nr2fma1adj-x40.c
Marat Dukhanb7633f22020-11-20 16:34:56 -0800[diff] [blame]2338 src/math/exp-neonfma-rr2-lut64-p2.c
2339 src/math/exp-neonfma-rr2-p5.c
Frank Barcharde7223ee2020-12-04 19:04:01 -0800[diff] [blame]2340 src/math/expm1minus-neonfma-rr1-lut16-p3.c
2341 src/math/expm1minus-neonfma-rr1-p6.c
Marat Dukhan9dd119a2020-11-20 18:20:04 -0800[diff] [blame]2342 src/math/expminus-neonfma-rr2-lut64-p2.c
2343 src/math/expminus-neonfma-rr2-lut2048-p1.c
2344 src/math/expminus-neonfma-rr2-p5.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2345 src/math/sigmoid-neonfma-rr1-lut64-p2-nr1recps1fma.c
2346 src/math/sigmoid-neonfma-rr1-lut64-p2-nr2fma.c
2347 src/math/sigmoid-neonfma-rr1-lut64-p2-nr2recps.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2348 src/math/sigmoid-neonfma-rr1-lut2048-p1-nr1recps1fma.c
2349 src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2fma.c
2350 src/math/sigmoid-neonfma-rr1-lut2048-p1-nr2recps.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2351 src/math/sigmoid-neonfma-rr1-p5-nr1recps1fma.c
2352 src/math/sigmoid-neonfma-rr1-p5-nr2fma.c
2353 src/math/sigmoid-neonfma-rr1-p5-nr2recps.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2354 src/math/sigmoid-neonfma-rr2-lut64-p2-nr1recps1fma.c
2355 src/math/sigmoid-neonfma-rr2-lut64-p2-nr2fma.c
2356 src/math/sigmoid-neonfma-rr2-lut64-p2-nr2recps.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2357 src/math/sigmoid-neonfma-rr2-lut2048-p1-nr1recps1fma.c
2358 src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2fma.c
2359 src/math/sigmoid-neonfma-rr2-lut2048-p1-nr2recps.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2360 src/math/sigmoid-neonfma-rr2-p5-nr1recps1fma.c
2361 src/math/sigmoid-neonfma-rr2-p5-nr2fma.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]2362 src/math/sigmoid-neonfma-rr2-p5-nr2recps.c
2363 src/math/sqrt-neonfma-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2364 src/math/sqrt-neonfma-nr1rsqrts1fma1adj.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]2365 src/math/sqrt-neonfma-nr2fma.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]2366 src/math/sqrt-neonfma-nr2fma1adj.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2367 src/math/sqrt-neonfma-nr3fma.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]2368
Marat Dukhanf7182322021-09-09 18:53:46 -0700[diff] [blame]2369SET(PROD_AARCH64_NEON_MICROKERNEL_SRCS
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2370 src/f32-conv-hwc2chw/3x3s2p1c3x4-neonfma-2x2.c
2371 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-3x4.c
2372 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4-acc2.c
2373 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-4x4.c
2374 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc2.c
2375 src/f32-gemm/gen/1x8-minmax-neonfma-lane-ld64.c
2376 src/f32-gemm/gen/4x2-minmax-neonfma-lane-ld64.c
2377 src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld64.c
2378 src/f32-igemm/gen/1x8-minmax-neonfma-lane-ld64.c
2379 src/f32-igemm/gen/4x2-minmax-neonfma-lane-ld64.c
2380 src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld64.c
2381 src/f32-spmm/gen/32x2-minmax-neonfma.c
2382 src/f32-spmm/gen/32x4-minmax-neonfma.c
2383 src/f32-vbinary/gen/vdiv-minmax-neon-x8.c
2384 src/f32-vbinary/gen/vdivc-minmax-neon-x8.c
2385 src/f32-vbinary/gen/vrdivc-minmax-neon-x8.c
Marat Dukhane4118ef2021-09-14 17:41:00 -0700[diff] [blame]2386 src/f32-vsqrt/gen/neon-sqrt-x4.c
2387 src/x8-lut/gen/lut-neon-tbx128x4-x64.c)
Marat Dukhan8853b822020-05-07 12:19:01 -0700[diff] [blame]2388
Marat Dukhanf7182322021-09-09 18:53:46 -0700[diff] [blame]2389SET(ALL_AARCH64_NEON_MICROKERNEL_SRCS
Marat Dukhanfdaf9ae2020-05-23 00:25:12 -0700[diff] [blame]2390 src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neonfma-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]2391 src/f32-conv-hwc/gen/3x3s2p0p1c3x4-neonfma-2x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2392 src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neonfma-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]2393 src/f32-conv-hwc/gen/3x3s2p0p1c3x8-neonfma-2x2.c
Marat Dukhanfdaf9ae2020-05-23 00:25:12 -0700[diff] [blame]2394 src/f32-conv-hwc/gen/3x3s2p1c3x4-neonfma-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]2395 src/f32-conv-hwc/gen/3x3s2p1c3x4-neonfma-2x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2396 src/f32-conv-hwc/gen/3x3s2p1c3x8-neonfma-2x1.c
Marat Dukhance7a3f82020-05-17 21:46:44 -0700[diff] [blame]2397 src/f32-conv-hwc/gen/3x3s2p1c3x8-neonfma-2x2.c
Marat Dukhan1f29b802020-05-15 23:46:39 -0700[diff] [blame]2398 src/f32-conv-hwc2chw/3x3s2p1c3x4-neonfma-2x2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2399 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc2.c
2400 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc3.c
2401 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4-acc4.c
Marat Dukhan1268a242020-10-24 00:36:32 -0700[diff] [blame]2402 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-1x4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2403 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-2x4-acc2.c
Marat Dukhan1268a242020-10-24 00:36:32 -0700[diff] [blame]2404 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-2x4.c
2405 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-3x4.c
2406 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-4x4.c
2407 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-5x4.c
2408 src/f32-dwconv2d-chw/gen/3x3p1-minmax-neonfma-6x4.c
Marat Dukhan82f0c322020-10-25 19:17:35 -0700[diff] [blame]2409 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc2.c
2410 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc3.c
2411 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4-acc4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2412 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-1x4.c
Marat Dukhan82f0c322020-10-25 19:17:35 -0700[diff] [blame]2413 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2414 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-2x4.c
2415 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-3x4.c
2416 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-neonfma-4x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]2417 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc2.c
2418 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc3.c
2419 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc4.c
2420 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4-acc5.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2421 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-1x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]2422 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4-acc2.c
2423 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4-acc3.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2424 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-2x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]2425 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-3x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2426 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-3x4.c
Marat Dukhan149f0ea2020-10-26 12:50:33 -0700[diff] [blame]2427 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-4x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2428 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-4x4.c
2429 src/f32-dwconv2d-chw/gen/5x5p2-minmax-neonfma-5x4.c
Marat Dukhan30d4b252020-10-29 16:33:22 -0700[diff] [blame]2430 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc2.c
2431 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc3.c
2432 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc4.c
2433 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4-acc5.c
2434 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-1x4.c
2435 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4-acc2.c
2436 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4-acc3.c
2437 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-2x4.c
Marat Dukhan30d4b252020-10-29 16:33:22 -0700[diff] [blame]2438 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-3x4-acc2.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]2439 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-neonfma-3x4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2440 src/f32-gemm/gen-inc/1x8inc-minmax-neonfma-lane-ld64.c
2441 src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld64.c
2442 src/f32-gemm/gen-inc/4x8inc-minmax-neonfma-lane-ld128.c
2443 src/f32-gemm/gen-inc/5x8inc-minmax-neonfma-lane-ld64.c
2444 src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld64.c
2445 src/f32-gemm/gen-inc/6x8inc-minmax-neonfma-lane-ld128.c
2446 src/f32-gemm/gen/1x8-minmax-neonfma-lane-ld64.c
2447 src/f32-gemm/gen/4x2-minmax-neonfma-lane-ld64.c
2448 src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld64.c
2449 src/f32-gemm/gen/4x8-minmax-neonfma-lane-ld128.c
2450 src/f32-gemm/gen/5x8-minmax-neonfma-lane-ld64.c
2451 src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld64.c
2452 src/f32-gemm/gen/6x8-minmax-neonfma-lane-ld128.c
2453 src/f32-igemm/gen/1x8-minmax-neonfma-lane-ld64.c
2454 src/f32-igemm/gen/4x2-minmax-neonfma-lane-ld64.c
2455 src/f32-igemm/gen/4x4-minmax-neonfma-lane-ld64.c
2456 src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld64.c
2457 src/f32-igemm/gen/4x8-minmax-neonfma-lane-ld128.c
2458 src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld64.c
2459 src/f32-igemm/gen/6x8-minmax-neonfma-lane-ld128.c
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2460 src/f32-spmm/gen/4x2-minmax-neonfma.c
2461 src/f32-spmm/gen/4x4-minmax-neonfma.c
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2462 src/f32-spmm/gen/8x2-minmax-neonfma.c
2463 src/f32-spmm/gen/8x4-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2464 src/f32-spmm/gen/12x2-minmax-neonfma.c
2465 src/f32-spmm/gen/12x4-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2466 src/f32-spmm/gen/16x2-minmax-neonfma.c
2467 src/f32-spmm/gen/16x4-minmax-neonfma.c
Frank Barchard846c0c62020-10-26 15:01:39 -0700[diff] [blame]2468 src/f32-spmm/gen/32x2-minmax-neonfma.c
2469 src/f32-spmm/gen/32x4-minmax-neonfma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2470 src/f32-vbinary/gen/vdiv-minmax-neon-x4.c
2471 src/f32-vbinary/gen/vdiv-minmax-neon-x8.c
2472 src/f32-vbinary/gen/vdivc-minmax-neon-x4.c
2473 src/f32-vbinary/gen/vdivc-minmax-neon-x8.c
2474 src/f32-vbinary/gen/vrdivc-minmax-neon-x4.c
2475 src/f32-vbinary/gen/vrdivc-minmax-neon-x8.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]2476 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x4.c
2477 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x8.c
2478 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x12.c
2479 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x16.c
2480 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x20.c
2481 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut64-p2-div-x24.c
2482 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x4.c
2483 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x8.c
2484 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x12.c
2485 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x16.c
2486 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x20.c
2487 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-lut2048-p1-div-x24.c
2488 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x4.c
2489 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x8.c
2490 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x12.c
2491 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x16.c
2492 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x20.c
2493 src/f32-vsigmoid/gen/vsigmoid-neonfma-rr1-p5-div-x24.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]2494 src/f32-vsqrt/gen/neon-sqrt-x4.c
2495 src/f32-vsqrt/gen/neon-sqrt-x8.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2496 src/math/sigmoid-neonfma-rr1-lut64-p2-div.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2497 src/math/sigmoid-neonfma-rr1-lut2048-p1-div.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2498 src/math/sigmoid-neonfma-rr1-p5-div.c
Marat Dukhan77221d32020-01-06 10:04:39 -0800[diff] [blame]2499 src/math/sigmoid-neonfma-rr2-lut64-p2-div.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2500 src/math/sigmoid-neonfma-rr2-lut2048-p1-div.c
Marat Dukhanf7182322021-09-09 18:53:46 -0700[diff] [blame]2501 src/math/sigmoid-neonfma-rr2-p5-div.c
2502 src/x8-lut/gen/lut-neon-tbx128x4-x16.c
2503 src/x8-lut/gen/lut-neon-tbx128x4-x32.c
2504 src/x8-lut/gen/lut-neon-tbx128x4-x48.c
2505 src/x8-lut/gen/lut-neon-tbx128x4-x64.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]2506
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2507SET(PROD_NEONV8_MICROKERNEL_SRCS
Marat Dukhaned2d7762021-12-03 23:51:19 -0800[diff] [blame]2508 src/f32-qs8-vcvt/gen/vcvt-neonv8-x32.c
2509 src/f32-qu8-vcvt/gen/vcvt-neonv8-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2510 src/f32-vrnd/gen/vrndd-neonv8-x8.c
2511 src/f32-vrnd/gen/vrndne-neonv8-x8.c
2512 src/f32-vrnd/gen/vrndu-neonv8-x8.c
2513 src/f32-vrnd/gen/vrndz-neonv8-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2514 src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mla8-ld64.c
Frank Barchard7da8b022021-08-31 09:49:10 -0700[diff] [blame]2515 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mla8-ld64.c
2516 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mla8-ld64.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2517 src/qc8-gemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2518 src/qc8-gemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2519 src/qc8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2520 src/qc8-gemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2521 src/qc8-gemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2522 src/qc8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2523 src/qc8-igemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2524 src/qc8-igemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2525 src/qc8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2526 src/qc8-igemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2527 src/qc8-igemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]2528 src/qc8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
2529 src/qs8-vmul/gen/minmax-fp32-neonv8-ld64-x16.c
2530 src/qs8-vmulc/gen/minmax-fp32-neonv8-ld64-x16.c
2531 src/qu8-vmul/gen/minmax-fp32-neonv8-ld64-x16.c
2532 src/qu8-vmulc/gen/minmax-fp32-neonv8-ld64-x16.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2533
2534SET(ALL_NEONV8_MICROKERNEL_SRCS
Marat Dukhan3df14d32021-12-01 13:05:51 -0800[diff] [blame]2535 src/f32-qs8-vcvt/gen/vcvt-neonv8-x8.c
2536 src/f32-qs8-vcvt/gen/vcvt-neonv8-x16.c
2537 src/f32-qs8-vcvt/gen/vcvt-neonv8-x24.c
2538 src/f32-qs8-vcvt/gen/vcvt-neonv8-x32.c
2539 src/f32-qu8-vcvt/gen/vcvt-neonv8-x8.c
2540 src/f32-qu8-vcvt/gen/vcvt-neonv8-x16.c
2541 src/f32-qu8-vcvt/gen/vcvt-neonv8-x24.c
2542 src/f32-qu8-vcvt/gen/vcvt-neonv8-x32.c
Frank Barchardcb052a32021-12-10 14:16:33 -0800[diff] [blame]2543 src/f32-vrnd/gen/vrndd-neonv8-x4.c
2544 src/f32-vrnd/gen/vrndd-neonv8-x8.c
2545 src/f32-vrnd/gen/vrndne-neonv8-x4.c
2546 src/f32-vrnd/gen/vrndne-neonv8-x8.c
2547 src/f32-vrnd/gen/vrndu-neonv8-x4.c
2548 src/f32-vrnd/gen/vrndu-neonv8-x8.c
2549 src/f32-vrnd/gen/vrndz-neonv8-x4.c
2550 src/f32-vrnd/gen/vrndz-neonv8-x8.c
Marat Dukhand24301d2021-12-02 00:13:45 -0800[diff] [blame]2551 src/math/cvt-f32-qs8-neonv8.c
2552 src/math/cvt-f32-qu8-neonv8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2553 src/math/roundd-neonv8.c
2554 src/math/roundne-neonv8.c
2555 src/math/roundu-neonv8.c
2556 src/math/roundz-neonv8.c
2557 src/qc8-dwconv/gen/up8x9-minmax-fp32-neonv8-mla8-ld64.c
2558 src/qc8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul8-ld64.c
2559 src/qc8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c
2560 src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mla8-ld64.c
2561 src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul8-ld64.c
2562 src/qc8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c
2563 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mla8-ld64.c
2564 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mla8-ld128.c
2565 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul8-ld64.c
2566 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul8-ld128.c
2567 src/qc8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c
2568 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mla8-ld64.c
2569 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mla8-ld128.c
2570 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul8-ld64.c
2571 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul8-ld128.c
2572 src/qc8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c
2573 src/qc8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c
2574 src/qc8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c
2575 src/qc8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c
2576 src/qc8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2577 src/qc8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2578 src/qc8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2579 src/qc8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2580 src/qc8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2581 src/qc8-gemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2582 src/qc8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2583 src/qc8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2584 src/qc8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2585 src/qc8-gemm/gen/1x8c4s2-minmax-fp32-neonv8-mlal.c
2586 src/qc8-gemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2587 src/qc8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2588 src/qc8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2589 src/qc8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2590 src/qc8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2591 src/qc8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2592 src/qc8-gemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2593 src/qc8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2594 src/qc8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2595 src/qc8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2596 src/qc8-gemm/gen/2x8c4s2-minmax-fp32-neonv8-mlal.c
2597 src/qc8-gemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2598 src/qc8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2599 src/qc8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2600 src/qc8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2601 src/qc8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2602 src/qc8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2603 src/qc8-igemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2604 src/qc8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2605 src/qc8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2606 src/qc8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2607 src/qc8-igemm/gen/1x8c4s2-minmax-fp32-neonv8-mlal.c
2608 src/qc8-igemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2609 src/qc8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2610 src/qc8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2611 src/qc8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2612 src/qc8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2613 src/qc8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2614 src/qc8-igemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2615 src/qc8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2616 src/qc8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2617 src/qc8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2618 src/qc8-igemm/gen/2x8c4s2-minmax-fp32-neonv8-mlal.c
2619 src/qc8-igemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2620 src/qc8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
2621 src/qs8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c
2622 src/qs8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c
2623 src/qs8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c
2624 src/qs8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c
2625 src/qs8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c
2626 src/qs8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c
2627 src/qs8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c
2628 src/qs8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2629 src/qs8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2630 src/qs8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2631 src/qs8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2632 src/qs8-gemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2633 src/qs8-gemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2634 src/qs8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2635 src/qs8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2636 src/qs8-gemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2637 src/qs8-gemm/gen/1x8c4s2-minmax-fp32-neonv8-mlal.c
2638 src/qs8-gemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2639 src/qs8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2640 src/qs8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2641 src/qs8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2642 src/qs8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2643 src/qs8-gemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2644 src/qs8-gemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2645 src/qs8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2646 src/qs8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2647 src/qs8-gemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2648 src/qs8-gemm/gen/2x8c4s2-minmax-fp32-neonv8-mlal.c
2649 src/qs8-gemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2650 src/qs8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2651 src/qs8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2652 src/qs8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2653 src/qs8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2654 src/qs8-igemm/gen/1x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2655 src/qs8-igemm/gen/1x8c2s4-minmax-fp32-neonv8-mlal.c
2656 src/qs8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2657 src/qs8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2658 src/qs8-igemm/gen/1x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2659 src/qs8-igemm/gen/1x8c4s2-minmax-fp32-neonv8-mlal.c
2660 src/qs8-igemm/gen/1x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2661 src/qs8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2662 src/qs8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard15eec022021-11-17 13:26:20 -0800[diff] [blame]2663 src/qs8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld1r.c
2664 src/qs8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barchard42f5c502021-11-16 10:04:21 -0800[diff] [blame]2665 src/qs8-igemm/gen/2x8c2-minmax-fp32-neonv8-mlal-ld4r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2666 src/qs8-igemm/gen/2x8c2s4-minmax-fp32-neonv8-mlal.c
2667 src/qs8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-dup.c
Frank Barchard64ab1b72021-11-22 10:57:40 -0800[diff] [blame]2668 src/qs8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld1r.c
2669 src/qs8-igemm/gen/2x8c4-minmax-fp32-neonv8-mlal-ld2r.c
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]2670 src/qs8-igemm/gen/2x8c4s2-minmax-fp32-neonv8-mlal.c
2671 src/qs8-igemm/gen/2x8c8-minmax-fp32-neonv8-mlal.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2672 src/qs8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
Marat Dukhan4a7b70f2021-08-02 18:18:10 -0700[diff] [blame]2673 src/qs8-vmul/gen/minmax-fp32-neonv8-ld64-x8.c
2674 src/qs8-vmul/gen/minmax-fp32-neonv8-ld64-x16.c
2675 src/qs8-vmul/gen/minmax-fp32-neonv8-ld128-x16.c
2676 src/qs8-vmulc/gen/minmax-fp32-neonv8-ld64-x8.c
2677 src/qs8-vmulc/gen/minmax-fp32-neonv8-ld64-x16.c
2678 src/qs8-vmulc/gen/minmax-fp32-neonv8-ld128-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2679 src/qu8-dwconv/gen/up8x9-minmax-fp32-neonv8-mul16.c
2680 src/qu8-dwconv/gen/up8x25-minmax-fp32-neonv8-mul16.c
2681 src/qu8-dwconv/gen/up16x9-minmax-fp32-neonv8-mul16.c
2682 src/qu8-dwconv/gen/up16x25-minmax-fp32-neonv8-mul16.c
2683 src/qu8-dwconv/gen/up24x9-minmax-fp32-neonv8-mul16.c
2684 src/qu8-dwconv/gen/up24x25-minmax-fp32-neonv8-mul16.c
2685 src/qu8-dwconv/gen/up32x9-minmax-fp32-neonv8-mul16.c
2686 src/qu8-dwconv/gen/up32x25-minmax-fp32-neonv8-mul16.c
2687 src/qu8-gemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
2688 src/qu8-gemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
2689 src/qu8-igemm/gen/1x16-minmax-fp32-neonv8-mlal-lane.c
Marat Dukhan4a7b70f2021-08-02 18:18:10 -0700[diff] [blame]2690 src/qu8-igemm/gen/4x16-minmax-fp32-neonv8-mlal-lane.c
2691 src/qu8-vmul/gen/minmax-fp32-neonv8-ld64-x8.c
2692 src/qu8-vmul/gen/minmax-fp32-neonv8-ld64-x16.c
2693 src/qu8-vmul/gen/minmax-fp32-neonv8-ld128-x16.c
2694 src/qu8-vmulc/gen/minmax-fp32-neonv8-ld64-x8.c
2695 src/qu8-vmulc/gen/minmax-fp32-neonv8-ld64-x16.c
2696 src/qu8-vmulc/gen/minmax-fp32-neonv8-ld128-x16.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2697
2698SET(PROD_AARCH64_NEONFP16ARITH_MICROKERNEL_SRCS
2699 src/f16-dwconv/gen/up8x25-minmax-neonfp16arith-acc2.c
2700 src/f16-dwconv/gen/up16x4-minmax-neonfp16arith.c
2701 src/f16-dwconv/gen/up16x9-minmax-neonfp16arith.c
2702 src/f16-gavgpool/7p7x-minmax-neonfp16arith-c8.c
2703 src/f16-gavgpool/7x-minmax-neonfp16arith-c8.c
2704 src/f16-gemm/gen/1x16-minmax-neonfp16arith-ld64.c
2705 src/f16-gemm/gen/6x16-minmax-neonfp16arith-ld64.c
2706 src/f16-igemm/gen/1x16-minmax-neonfp16arith-ld64.c
2707 src/f16-igemm/gen/6x16-minmax-neonfp16arith-ld64.c
2708 src/f16-vbinary/gen/vadd-minmax-neonfp16arith-x16.c
2709 src/f16-vbinary/gen/vaddc-minmax-neonfp16arith-x16.c
2710 src/f16-vbinary/gen/vmul-minmax-neonfp16arith-x16.c
2711 src/f16-vbinary/gen/vmulc-minmax-neonfp16arith-x16.c
2712 src/f16-vhswish/gen/vhswish-neonfp16arith-x16.c
2713 src/f16-vmulcaddc/gen/c8-minmax-neonfp16arith-2x.c)
2714
2715SET(ALL_AARCH64_NEONFP16ARITH_MICROKERNEL_SRCS
Frank Barchard5a599a62020-06-04 20:12:44 -0700[diff] [blame]2716 src/f16-dwconv/gen/up8x4-minmax-neonfp16arith-acc2.c
2717 src/f16-dwconv/gen/up8x4-minmax-neonfp16arith.c
2718 src/f16-dwconv/gen/up8x9-minmax-neonfp16arith-acc2.c
2719 src/f16-dwconv/gen/up8x9-minmax-neonfp16arith.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2720 src/f16-dwconv/gen/up8x25-minmax-neonfp16arith-acc2.c
2721 src/f16-dwconv/gen/up8x25-minmax-neonfp16arith.c
2722 src/f16-dwconv/gen/up16x4-minmax-neonfp16arith-acc2.c
2723 src/f16-dwconv/gen/up16x4-minmax-neonfp16arith.c
2724 src/f16-dwconv/gen/up16x9-minmax-neonfp16arith-acc2.c
2725 src/f16-dwconv/gen/up16x9-minmax-neonfp16arith.c
2726 src/f16-dwconv/gen/up16x25-minmax-neonfp16arith-acc2.c
2727 src/f16-dwconv/gen/up16x25-minmax-neonfp16arith.c
Frank Barchardc9f9d672021-10-18 12:51:59 -0700[diff] [blame]2728 src/f16-dwconv/gen/up32x4-minmax-neonfp16arith-acc2.c
2729 src/f16-dwconv/gen/up32x4-minmax-neonfp16arith.c
2730 src/f16-dwconv/gen/up32x9-minmax-neonfp16arith-acc2.c
2731 src/f16-dwconv/gen/up32x9-minmax-neonfp16arith.c
2732 src/f16-dwconv/gen/up32x25-minmax-neonfp16arith-acc2.c
2733 src/f16-dwconv/gen/up32x25-minmax-neonfp16arith.c
Frank Barchard0bb49a72020-06-04 11:35:11 -0700[diff] [blame]2734 src/f16-gavgpool/7p7x-minmax-neonfp16arith-c8.c
2735 src/f16-gavgpool/7x-minmax-neonfp16arith-c8.c
Frank Barchard83ea9392020-04-20 20:15:14 -0700[diff] [blame]2736 src/f16-gemm/gen-inc/1x8inc-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2737 src/f16-gemm/gen-inc/1x16inc-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2738 src/f16-gemm/gen-inc/4x8inc-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2739 src/f16-gemm/gen-inc/4x16inc-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2740 src/f16-gemm/gen-inc/6x8inc-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2741 src/f16-gemm/gen-inc/6x16inc-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2742 src/f16-gemm/gen-inc/8x8inc-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2743 src/f16-gemm/gen-inc/8x16inc-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2744 src/f16-gemm/gen/1x8-minmax-neonfp16arith-ld64.c
2745 src/f16-gemm/gen/1x16-minmax-neonfp16arith-ld64.c
2746 src/f16-gemm/gen/4x8-minmax-neonfp16arith-ld64.c
2747 src/f16-gemm/gen/4x16-minmax-neonfp16arith-ld64.c
2748 src/f16-gemm/gen/6x8-minmax-neonfp16arith-ld64.c
2749 src/f16-gemm/gen/6x16-minmax-neonfp16arith-ld64.c
2750 src/f16-gemm/gen/8x8-minmax-neonfp16arith-ld64.c
2751 src/f16-gemm/gen/8x16-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2752 src/f16-igemm/gen/1x8-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2753 src/f16-igemm/gen/1x16-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2754 src/f16-igemm/gen/4x8-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2755 src/f16-igemm/gen/4x16-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2756 src/f16-igemm/gen/6x8-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2757 src/f16-igemm/gen/6x16-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2758 src/f16-igemm/gen/8x8-minmax-neonfp16arith-ld64.c
Frank Barchard3f9f99f2020-05-06 01:12:04 -0700[diff] [blame]2759 src/f16-igemm/gen/8x16-minmax-neonfp16arith-ld64.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2760 src/f16-prelu/gen/neonfp16arith-2x8.c
2761 src/f16-prelu/gen/neonfp16arith-2x16.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]2762 src/f16-spmm/gen/8x1-minmax-neonfp16arith-x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2763 src/f16-spmm/gen/8x1-minmax-neonfp16arith.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]2764 src/f16-spmm/gen/16x1-minmax-neonfp16arith-x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2765 src/f16-spmm/gen/16x1-minmax-neonfp16arith.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]2766 src/f16-spmm/gen/24x1-minmax-neonfp16arith-x2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2767 src/f16-spmm/gen/24x1-minmax-neonfp16arith.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]2768 src/f16-spmm/gen/32x1-minmax-neonfp16arith-x2.c
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]2769 src/f16-spmm/gen/32x1-minmax-neonfp16arith.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2770 src/f16-vbinary/gen/vadd-minmax-neonfp16arith-x8.c
2771 src/f16-vbinary/gen/vadd-minmax-neonfp16arith-x16.c
2772 src/f16-vbinary/gen/vaddc-minmax-neonfp16arith-x8.c
2773 src/f16-vbinary/gen/vaddc-minmax-neonfp16arith-x16.c
2774 src/f16-vbinary/gen/vdiv-minmax-neonfp16arith-x8.c
2775 src/f16-vbinary/gen/vdiv-minmax-neonfp16arith-x16.c
2776 src/f16-vbinary/gen/vdivc-minmax-neonfp16arith-x8.c
2777 src/f16-vbinary/gen/vdivc-minmax-neonfp16arith-x16.c
2778 src/f16-vbinary/gen/vmax-neonfp16arith-x8.c
2779 src/f16-vbinary/gen/vmax-neonfp16arith-x16.c
2780 src/f16-vbinary/gen/vmaxc-neonfp16arith-x8.c
2781 src/f16-vbinary/gen/vmaxc-neonfp16arith-x16.c
2782 src/f16-vbinary/gen/vmin-neonfp16arith-x8.c
2783 src/f16-vbinary/gen/vmin-neonfp16arith-x16.c
2784 src/f16-vbinary/gen/vminc-neonfp16arith-x8.c
2785 src/f16-vbinary/gen/vminc-neonfp16arith-x16.c
2786 src/f16-vbinary/gen/vmul-minmax-neonfp16arith-x8.c
2787 src/f16-vbinary/gen/vmul-minmax-neonfp16arith-x16.c
2788 src/f16-vbinary/gen/vmulc-minmax-neonfp16arith-x8.c
2789 src/f16-vbinary/gen/vmulc-minmax-neonfp16arith-x16.c
2790 src/f16-vbinary/gen/vrdivc-minmax-neonfp16arith-x8.c
2791 src/f16-vbinary/gen/vrdivc-minmax-neonfp16arith-x16.c
2792 src/f16-vbinary/gen/vrsubc-minmax-neonfp16arith-x8.c
2793 src/f16-vbinary/gen/vrsubc-minmax-neonfp16arith-x16.c
2794 src/f16-vbinary/gen/vsub-minmax-neonfp16arith-x8.c
2795 src/f16-vbinary/gen/vsub-minmax-neonfp16arith-x16.c
2796 src/f16-vbinary/gen/vsubc-minmax-neonfp16arith-x8.c
2797 src/f16-vbinary/gen/vsubc-minmax-neonfp16arith-x16.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]2798 src/f16-vclamp/gen/vclamp-neonfp16arith-x8.c
2799 src/f16-vclamp/gen/vclamp-neonfp16arith-x16.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]2800 src/f16-vhswish/gen/vhswish-neonfp16arith-x8.c
2801 src/f16-vhswish/gen/vhswish-neonfp16arith-x16.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2802 src/f16-vmulcaddc/gen/c8-minmax-neonfp16arith-2x.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]2803 src/f16-vmulcaddc/gen/c16-minmax-neonfp16arith-2x.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]2804 src/f16-vrelu/gen/vrelu-neonfp16arith-x8.c
2805 src/f16-vrelu/gen/vrelu-neonfp16arith-x16.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]2806
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2807SET(PROD_NEONDOT_MICROKERNEL_SRCS
2808 src/qc8-gemm/gen/1x8c4-minmax-fp32-neondot.c
2809 src/qc8-gemm/gen/1x16c4-minmax-fp32-neondot.c
2810 src/qc8-gemm/gen/4x8c4-minmax-fp32-neondot.c
2811 src/qc8-gemm/gen/4x16c4-minmax-fp32-neondot.c
2812 src/qc8-igemm/gen/1x8c4-minmax-fp32-neondot.c
2813 src/qc8-igemm/gen/1x16c4-minmax-fp32-neondot.c
2814 src/qc8-igemm/gen/4x8c4-minmax-fp32-neondot.c
2815 src/qc8-igemm/gen/4x16c4-minmax-fp32-neondot.c
2816 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neondot.c
2817 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neondot.c
2818 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neondot.c
2819 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neondot.c
2820 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neondot.c
2821 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neondot.c
2822 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neondot.c
Frank Barchard20255152021-08-11 14:01:45 -0700[diff] [blame]2823 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neondot.c
Frank Barchard8b698022021-08-26 11:17:32 -0700[diff] [blame]2824 src/qu8-gemm/gen/1x8c4-minmax-rndnu-neondot.c
Frank Barchardde9c64a2021-08-17 18:32:50 -0700[diff] [blame]2825 src/qu8-gemm/gen/1x16c4-minmax-rndnu-neondot.c
2826 src/qu8-gemm/gen/2x16c4-minmax-rndnu-neondot.c
2827 src/qu8-gemm/gen/4x16c4-minmax-rndnu-neondot.c
Frank Barchard8b698022021-08-26 11:17:32 -0700[diff] [blame]2828 src/qu8-igemm/gen/1x8c4-minmax-rndnu-neondot.c
Frank Barchardde9c64a2021-08-17 18:32:50 -0700[diff] [blame]2829 src/qu8-igemm/gen/1x16c4-minmax-rndnu-neondot.c
2830 src/qu8-igemm/gen/2x16c4-minmax-rndnu-neondot.c
2831 src/qu8-igemm/gen/4x16c4-minmax-rndnu-neondot.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2832
2833SET(ALL_NEONDOT_MICROKERNEL_SRCS
Marat Dukhane76478b2021-06-28 16:35:40 -0700[diff] [blame]2834 src/qc8-gemm/gen/1x8c4-minmax-fp32-neondot.c
2835 src/qc8-gemm/gen/1x16c4-minmax-fp32-neondot.c
2836 src/qc8-gemm/gen/4x8c4-minmax-fp32-neondot.c
2837 src/qc8-gemm/gen/4x16c4-minmax-fp32-neondot.c
2838 src/qc8-gemm/gen/6x8c4-minmax-fp32-neondot.c
2839 src/qc8-gemm/gen/6x16c4-minmax-fp32-neondot.c
2840 src/qc8-gemm/gen/8x8c4-minmax-fp32-neondot.c
2841 src/qc8-gemm/gen/8x16c4-minmax-fp32-neondot.c
2842 src/qc8-igemm/gen/1x8c4-minmax-fp32-neondot.c
2843 src/qc8-igemm/gen/1x16c4-minmax-fp32-neondot.c
2844 src/qc8-igemm/gen/4x8c4-minmax-fp32-neondot.c
2845 src/qc8-igemm/gen/4x16c4-minmax-fp32-neondot.c
2846 src/qc8-igemm/gen/6x8c4-minmax-fp32-neondot.c
2847 src/qc8-igemm/gen/6x16c4-minmax-fp32-neondot.c
2848 src/qc8-igemm/gen/8x8c4-minmax-fp32-neondot.c
2849 src/qc8-igemm/gen/8x16c4-minmax-fp32-neondot.c
Marat Dukhan18630de2021-06-02 22:20:01 -0700[diff] [blame]2850 src/qs8-gemm/gen/1x8c4-minmax-fp32-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2851 src/qs8-gemm/gen/1x8c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2852 src/qs8-gemm/gen/1x16c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2853 src/qs8-gemm/gen/4x8c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2854 src/qs8-gemm/gen/4x16c4-minmax-rndnu-neondot.c
Marat Dukhan4486f872021-08-07 15:22:50 -0700[diff] [blame]2855 src/qs8-gemm/gen/6x8c4-minmax-rndnu-neondot.c
2856 src/qs8-gemm/gen/6x16c4-minmax-rndnu-neondot.c
2857 src/qs8-gemm/gen/8x8c4-minmax-rndnu-neondot.c
2858 src/qs8-gemm/gen/8x16c4-minmax-rndnu-neondot.c
Marat Dukhan18630de2021-06-02 22:20:01 -0700[diff] [blame]2859 src/qs8-igemm/gen/1x8c4-minmax-fp32-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2860 src/qs8-igemm/gen/1x8c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2861 src/qs8-igemm/gen/1x16c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2862 src/qs8-igemm/gen/4x8c4-minmax-rndnu-neondot.c
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]2863 src/qs8-igemm/gen/4x16c4-minmax-rndnu-neondot.c
Marat Dukhan4486f872021-08-07 15:22:50 -0700[diff] [blame]2864 src/qs8-igemm/gen/6x8c4-minmax-rndnu-neondot.c
2865 src/qs8-igemm/gen/6x16c4-minmax-rndnu-neondot.c
2866 src/qs8-igemm/gen/8x8c4-minmax-rndnu-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2867 src/qs8-igemm/gen/8x16c4-minmax-rndnu-neondot.c
2868 src/qu8-gemm/gen/1x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2869 src/qu8-gemm/gen/1x16c4-minmax-fp32-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2870 src/qu8-gemm/gen/1x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2871 src/qu8-gemm/gen/1x32c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2872 src/qu8-gemm/gen/2x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2873 src/qu8-gemm/gen/2x16c4-minmax-fp32-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2874 src/qu8-gemm/gen/2x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2875 src/qu8-gemm/gen/2x32c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2876 src/qu8-gemm/gen/3x8c4-minmax-rndnu-neondot.c
2877 src/qu8-gemm/gen/3x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2878 src/qu8-gemm/gen/3x32c4-minmax-rndnu-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2879 src/qu8-gemm/gen/4x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2880 src/qu8-gemm/gen/4x16c4-minmax-fp32-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2881 src/qu8-gemm/gen/4x16c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2882 src/qu8-gemm/gen/5x8c4-minmax-rndnu-neondot.c
2883 src/qu8-gemm/gen/5x16c4-minmax-rndnu-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2884 src/qu8-gemm/gen/6x8c4-minmax-rndnu-neondot.c
2885 src/qu8-gemm/gen/6x16c4-minmax-rndnu-neondot.c
2886 src/qu8-gemm/gen/8x8c4-minmax-rndnu-neondot.c
2887 src/qu8-gemm/gen/8x16c4-minmax-rndnu-neondot.c
2888 src/qu8-igemm/gen/1x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2889 src/qu8-igemm/gen/1x16c4-minmax-fp32-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2890 src/qu8-igemm/gen/1x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2891 src/qu8-igemm/gen/1x32c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2892 src/qu8-igemm/gen/2x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2893 src/qu8-igemm/gen/2x16c4-minmax-fp32-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2894 src/qu8-igemm/gen/2x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2895 src/qu8-igemm/gen/2x32c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2896 src/qu8-igemm/gen/3x8c4-minmax-rndnu-neondot.c
2897 src/qu8-igemm/gen/3x16c4-minmax-rndnu-neondot.c
Frank Barchardcdf59a52021-09-08 13:55:24 -0700[diff] [blame]2898 src/qu8-igemm/gen/3x32c4-minmax-rndnu-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2899 src/qu8-igemm/gen/4x8c4-minmax-rndnu-neondot.c
Digant Desai9982ed32021-11-24 13:03:54 -0800[diff] [blame]2900 src/qu8-igemm/gen/4x16c4-minmax-fp32-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2901 src/qu8-igemm/gen/4x16c4-minmax-rndnu-neondot.c
Frank Barcharde0331262021-08-11 23:18:59 -0700[diff] [blame]2902 src/qu8-igemm/gen/5x8c4-minmax-rndnu-neondot.c
2903 src/qu8-igemm/gen/5x16c4-minmax-rndnu-neondot.c
Frank Barchard88e839c2021-08-11 00:12:31 -0700[diff] [blame]2904 src/qu8-igemm/gen/6x8c4-minmax-rndnu-neondot.c
2905 src/qu8-igemm/gen/6x16c4-minmax-rndnu-neondot.c
2906 src/qu8-igemm/gen/8x8c4-minmax-rndnu-neondot.c
2907 src/qu8-igemm/gen/8x16c4-minmax-rndnu-neondot.c)
Benoit Jacoba9644732020-08-13 12:48:55 -0700[diff] [blame]2908
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2909SET(PROD_SSE_MICROKERNEL_SRCS
2910 src/f32-avgpool/9p8x-minmax-sse-c4.c
2911 src/f32-avgpool/9x-minmax-sse-c4.c
2912 src/f32-conv-hwc2chw/3x3s2p1c3x4-sse-2x2.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2913 src/f32-dwconv/gen/up8x3-minmax-sse.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2914 src/f32-dwconv/gen/up8x4-minmax-sse.c
2915 src/f32-dwconv/gen/up8x9-minmax-sse.c
2916 src/f32-dwconv/gen/up8x25-minmax-sse.c
2917 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-2x4-acc2.c
2918 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc3.c
2919 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-4x4.c
2920 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4.c
2921 src/f32-gavgpool-cw/sse-x4.c
2922 src/f32-gavgpool/7p7x-minmax-sse-c4.c
2923 src/f32-gavgpool/7x-minmax-sse-c4.c
2924 src/f32-gemm/gen/1x8-minmax-sse-load1.c
2925 src/f32-gemm/gen/4x2c4-minmax-sse.c
2926 src/f32-gemm/gen/4x8-minmax-sse-load1.c
2927 src/f32-ibilinear-chw/gen/sse-p8.c
2928 src/f32-ibilinear/gen/sse-c8.c
2929 src/f32-igemm/gen/1x8-minmax-sse-load1.c
2930 src/f32-igemm/gen/4x2c4-minmax-sse.c
2931 src/f32-igemm/gen/4x8-minmax-sse-load1.c
2932 src/f32-maxpool/9p8x-minmax-sse-c4.c
2933 src/f32-pavgpool/9p8x-minmax-sse-c4.c
2934 src/f32-pavgpool/9x-minmax-sse-c4.c
2935 src/f32-rmax/sse.c
2936 src/f32-spmm/gen/32x1-minmax-sse.c
2937 src/f32-vbinary/gen/vadd-minmax-sse-x8.c
2938 src/f32-vbinary/gen/vaddc-minmax-sse-x8.c
2939 src/f32-vbinary/gen/vdiv-minmax-sse-x8.c
2940 src/f32-vbinary/gen/vdivc-minmax-sse-x8.c
2941 src/f32-vbinary/gen/vmax-sse-x8.c
2942 src/f32-vbinary/gen/vmaxc-sse-x8.c
2943 src/f32-vbinary/gen/vmin-sse-x8.c
2944 src/f32-vbinary/gen/vminc-sse-x8.c
2945 src/f32-vbinary/gen/vmul-minmax-sse-x8.c
2946 src/f32-vbinary/gen/vmulc-minmax-sse-x8.c
2947 src/f32-vbinary/gen/vrdivc-minmax-sse-x8.c
2948 src/f32-vbinary/gen/vrsubc-minmax-sse-x8.c
2949 src/f32-vbinary/gen/vsqrdiff-sse-x8.c
2950 src/f32-vbinary/gen/vsqrdiffc-sse-x8.c
2951 src/f32-vbinary/gen/vsub-minmax-sse-x8.c
2952 src/f32-vbinary/gen/vsubc-minmax-sse-x8.c
2953 src/f32-vclamp/gen/vclamp-sse-x8.c
2954 src/f32-vhswish/gen/vhswish-sse-x8.c
2955 src/f32-vlrelu/gen/vlrelu-sse-x8.c
2956 src/f32-vmulcaddc/gen/c4-minmax-sse-2x.c
2957 src/f32-vsqrt/gen/sse-sqrt-x4.c
2958 src/f32-vunary/gen/vabs-sse-x8.c
2959 src/f32-vunary/gen/vneg-sse-x8.c
2960 src/f32-vunary/gen/vsqr-sse-x8.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]2961 src/x32-packx/x4-sse.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]2962
2963SET(ALL_SSE_MICROKERNEL_SRCS
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]2964 src/f32-avgpool/9p8x-minmax-sse-c4.c
2965 src/f32-avgpool/9x-minmax-sse-c4.c
Erich Elsenb1233402020-06-08 15:53:15 -0700[diff] [blame]2966 src/f32-conv-hwc2chw/3x3s2p1c3x4-sse-1x1.c
2967 src/f32-conv-hwc2chw/3x3s2p1c3x4-sse-2x2.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2968 src/f32-dwconv/gen/up4x3-minmax-sse-acc2.c
2969 src/f32-dwconv/gen/up4x3-minmax-sse.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2970 src/f32-dwconv/gen/up4x4-minmax-sse-acc2.c
2971 src/f32-dwconv/gen/up4x4-minmax-sse.c
2972 src/f32-dwconv/gen/up4x9-minmax-sse-acc2.c
2973 src/f32-dwconv/gen/up4x9-minmax-sse.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2974 src/f32-dwconv/gen/up4x25-minmax-sse-acc2.c
2975 src/f32-dwconv/gen/up4x25-minmax-sse.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]2976 src/f32-dwconv/gen/up8x3-minmax-sse-acc2.c
2977 src/f32-dwconv/gen/up8x3-minmax-sse.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]2978 src/f32-dwconv/gen/up8x4-minmax-sse-acc2.c
2979 src/f32-dwconv/gen/up8x4-minmax-sse.c
2980 src/f32-dwconv/gen/up8x9-minmax-sse-acc2.c
2981 src/f32-dwconv/gen/up8x9-minmax-sse.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]2982 src/f32-dwconv/gen/up8x25-minmax-sse-acc2.c
2983 src/f32-dwconv/gen/up8x25-minmax-sse.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2984 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc2.c
2985 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc3.c
2986 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4-acc4.c
Marat Dukhan470078a2020-10-23 22:36:52 -0700[diff] [blame]2987 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-1x4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2988 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-2x4-acc2.c
Marat Dukhan470078a2020-10-23 22:36:52 -0700[diff] [blame]2989 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-2x4.c
2990 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-3x4.c
2991 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-4x4.c
2992 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-5x4.c
2993 src/f32-dwconv2d-chw/gen/3x3p1-minmax-sse-6x4.c
Marat Dukhan0ff97182020-10-25 19:14:03 -0700[diff] [blame]2994 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc2.c
2995 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc3.c
2996 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4-acc4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2997 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-1x4.c
Marat Dukhan0ff97182020-10-25 19:14:03 -0700[diff] [blame]2998 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-2x4-acc2.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]2999 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-2x4.c
3000 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-3x4.c
3001 src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-sse-4x4.c
Marat Dukhand0503892020-10-30 08:22:04 -0700[diff] [blame]3002 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc2.c
3003 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc3.c
3004 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc4.c
3005 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4-acc5.c
3006 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-1x4.c
3007 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4-acc2.c
3008 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4-acc3.c
3009 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-2x4.c
3010 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-3x4-acc2.c
3011 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-3x4.c
3012 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-4x4-acc2.c
3013 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-4x4.c
3014 src/f32-dwconv2d-chw/gen/5x5p2-minmax-sse-5x4.c
Marat Dukhanccca2142020-10-30 17:32:45 -0700[diff] [blame]3015 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc2.c
3016 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc3.c
3017 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc4.c
3018 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4-acc5.c
3019 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-1x4.c
3020 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4-acc2.c
3021 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4-acc3.c
3022 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-2x4.c
Marat Dukhanccca2142020-10-30 17:32:45 -0700[diff] [blame]3023 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-3x4-acc2.c
Frank Barchard9cef5ea2020-11-18 14:52:08 -0800[diff] [blame]3024 src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-sse-3x4.c
Marat Dukhan1f29b802020-05-15 23:46:39 -0700[diff] [blame]3025 src/f32-gavgpool-cw/sse-x4.c
Marat Dukhanb9d07cf2020-04-11 20:25:31 -0700[diff] [blame]3026 src/f32-gavgpool/7p7x-minmax-sse-c4.c
3027 src/f32-gavgpool/7x-minmax-sse-c4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3028 src/f32-gemm/gen-inc/1x8inc-minmax-sse-dup.c
3029 src/f32-gemm/gen-inc/1x8inc-minmax-sse-load1.c
3030 src/f32-gemm/gen-inc/1x8s4inc-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3031 src/f32-gemm/gen-inc/3x8inc-minmax-sse-dup.c
3032 src/f32-gemm/gen-inc/3x8inc-minmax-sse-load1.c
3033 src/f32-gemm/gen-inc/3x8s4inc-minmax-sse.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3034 src/f32-gemm/gen-inc/4x8inc-minmax-sse-dup.c
3035 src/f32-gemm/gen-inc/4x8inc-minmax-sse-load1.c
3036 src/f32-gemm/gen-inc/4x8s4inc-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3037 src/f32-gemm/gen-inc/5x8inc-minmax-sse-dup.c
3038 src/f32-gemm/gen-inc/5x8inc-minmax-sse-load1.c
3039 src/f32-gemm/gen-inc/5x8s4inc-minmax-sse.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3040 src/f32-gemm/gen/1x8-minmax-sse-dup.c
3041 src/f32-gemm/gen/1x8-minmax-sse-load1.c
3042 src/f32-gemm/gen/1x8s4-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3043 src/f32-gemm/gen/3x8-minmax-sse-dup.c
3044 src/f32-gemm/gen/3x8-minmax-sse-load1.c
3045 src/f32-gemm/gen/3x8s4-minmax-sse.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3046 src/f32-gemm/gen/4x2c4-minmax-sse.c
3047 src/f32-gemm/gen/4x8-minmax-sse-dup.c
3048 src/f32-gemm/gen/4x8-minmax-sse-load1.c
3049 src/f32-gemm/gen/4x8s4-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3050 src/f32-gemm/gen/5x8-minmax-sse-dup.c
3051 src/f32-gemm/gen/5x8-minmax-sse-load1.c
3052 src/f32-gemm/gen/5x8s4-minmax-sse.c
Artsiom Ablavatskib3ffd582021-03-31 13:00:08 -0700[diff] [blame]3053 src/f32-ibilinear-chw/gen/sse-p4.c
3054 src/f32-ibilinear-chw/gen/sse-p8.c
Frank Barchard4a352042021-04-13 15:52:08 -0700[diff] [blame]3055 src/f32-ibilinear/gen/sse-c4.c
3056 src/f32-ibilinear/gen/sse-c8.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3057 src/f32-igemm/gen/1x8-minmax-sse-dup.c
3058 src/f32-igemm/gen/1x8-minmax-sse-load1.c
3059 src/f32-igemm/gen/1x8s4-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3060 src/f32-igemm/gen/3x8-minmax-sse-dup.c
3061 src/f32-igemm/gen/3x8-minmax-sse-load1.c
3062 src/f32-igemm/gen/3x8s4-minmax-sse.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3063 src/f32-igemm/gen/4x2c4-minmax-sse.c
3064 src/f32-igemm/gen/4x8-minmax-sse-dup.c
3065 src/f32-igemm/gen/4x8-minmax-sse-load1.c
3066 src/f32-igemm/gen/4x8s4-minmax-sse.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3067 src/f32-igemm/gen/5x8-minmax-sse-dup.c
3068 src/f32-igemm/gen/5x8-minmax-sse-load1.c
3069 src/f32-igemm/gen/5x8s4-minmax-sse.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]3070 src/f32-maxpool/9p8x-minmax-sse-c4.c
3071 src/f32-pavgpool/9p8x-minmax-sse-c4.c
3072 src/f32-pavgpool/9x-minmax-sse-c4.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3073 src/f32-ppmm/gen/4x8-minmax-sse.c
Marat Dukhan39b5e942020-06-24 15:03:48 -0700[diff] [blame]3074 src/f32-prelu/gen/sse-2x4.c
3075 src/f32-prelu/gen/sse-2x8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3076 src/f32-rmax/sse.c
Marat Dukhan355ab432020-04-09 19:01:52 -0700[diff] [blame]3077 src/f32-spmm/gen/4x1-minmax-sse.c
3078 src/f32-spmm/gen/8x1-minmax-sse.c
Erich Elsen6e80fdc2020-06-09 15:35:37 -0700[diff] [blame]3079 src/f32-spmm/gen/16x1-minmax-sse.c
Frank Barchard846c0c62020-10-26 15:01:39 -0700[diff] [blame]3080 src/f32-spmm/gen/32x1-minmax-sse.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]3081 src/f32-vbinary/gen/vadd-minmax-sse-x4.c
3082 src/f32-vbinary/gen/vadd-minmax-sse-x8.c
3083 src/f32-vbinary/gen/vaddc-minmax-sse-x4.c
3084 src/f32-vbinary/gen/vaddc-minmax-sse-x8.c
3085 src/f32-vbinary/gen/vdiv-minmax-sse-x4.c
3086 src/f32-vbinary/gen/vdiv-minmax-sse-x8.c
3087 src/f32-vbinary/gen/vdivc-minmax-sse-x4.c
3088 src/f32-vbinary/gen/vdivc-minmax-sse-x8.c
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]3089 src/f32-vbinary/gen/vmax-sse-x4.c
3090 src/f32-vbinary/gen/vmax-sse-x8.c
3091 src/f32-vbinary/gen/vmaxc-sse-x4.c
3092 src/f32-vbinary/gen/vmaxc-sse-x8.c
3093 src/f32-vbinary/gen/vmin-sse-x4.c
3094 src/f32-vbinary/gen/vmin-sse-x8.c
3095 src/f32-vbinary/gen/vminc-sse-x4.c
3096 src/f32-vbinary/gen/vminc-sse-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]3097 src/f32-vbinary/gen/vmul-minmax-sse-x4.c
3098 src/f32-vbinary/gen/vmul-minmax-sse-x8.c
3099 src/f32-vbinary/gen/vmulc-minmax-sse-x4.c
3100 src/f32-vbinary/gen/vmulc-minmax-sse-x8.c
3101 src/f32-vbinary/gen/vrdivc-minmax-sse-x4.c
3102 src/f32-vbinary/gen/vrdivc-minmax-sse-x8.c
3103 src/f32-vbinary/gen/vrsubc-minmax-sse-x4.c
3104 src/f32-vbinary/gen/vrsubc-minmax-sse-x8.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]3105 src/f32-vbinary/gen/vsqrdiff-sse-x4.c
3106 src/f32-vbinary/gen/vsqrdiff-sse-x8.c
3107 src/f32-vbinary/gen/vsqrdiffc-sse-x4.c
3108 src/f32-vbinary/gen/vsqrdiffc-sse-x8.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]3109 src/f32-vbinary/gen/vsub-minmax-sse-x4.c
3110 src/f32-vbinary/gen/vsub-minmax-sse-x8.c
3111 src/f32-vbinary/gen/vsubc-minmax-sse-x4.c
3112 src/f32-vbinary/gen/vsubc-minmax-sse-x8.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]3113 src/f32-vclamp/gen/vclamp-sse-x4.c
3114 src/f32-vclamp/gen/vclamp-sse-x8.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]3115 src/f32-vhswish/gen/vhswish-sse-x4.c
3116 src/f32-vhswish/gen/vhswish-sse-x8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3117 src/f32-vlrelu/gen/vlrelu-sse-x4.c
3118 src/f32-vlrelu/gen/vlrelu-sse-x8.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]3119 src/f32-vmulcaddc/gen/c4-minmax-sse-2x.c
3120 src/f32-vmulcaddc/gen/c8-minmax-sse-2x.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]3121 src/f32-vrelu/gen/vrelu-sse-x4.c
3122 src/f32-vrelu/gen/vrelu-sse-x8.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]3123 src/f32-vsqrt/gen/sse-sqrt-x4.c
3124 src/f32-vsqrt/gen/sse-sqrt-x8.c
Marat Dukhan2b9efd82020-06-08 01:09:31 -0700[diff] [blame]3125 src/f32-vunary/gen/vabs-sse-x4.c
3126 src/f32-vunary/gen/vabs-sse-x8.c
3127 src/f32-vunary/gen/vneg-sse-x4.c
3128 src/f32-vunary/gen/vneg-sse-x8.c
3129 src/f32-vunary/gen/vsqr-sse-x4.c
3130 src/f32-vunary/gen/vsqr-sse-x8.c
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]3131 src/math/roundd-sse-addsub.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3132 src/math/roundne-sse-addsub.c
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]3133 src/math/roundu-sse-addsub.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]3134 src/math/roundz-sse-addsub.c
3135 src/math/sqrt-sse-hh1mac.c
3136 src/math/sqrt-sse-nr1mac.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3137 src/math/sqrt-sse-nr2mac.c
Alan Kellyfda06cb2021-12-15 03:30:32 -0800[diff] [blame]3138 src/x32-packx/x4-sse.c
3139 src/x32-transpose/4x4-sse.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]3140
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3141SET(PROD_SSE2_MICROKERNEL_SRCS
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]3142 src/f16-f32-vcvt/gen/vcvt-sse2-int16-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3143 src/f32-argmaxpool/4x-sse2-c4.c
3144 src/f32-argmaxpool/9p8x-sse2-c4.c
3145 src/f32-argmaxpool/9x-sse2-c4.c
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]3146 src/f32-f16-vcvt/gen/vcvt-sse2-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3147 src/f32-prelu/gen/sse2-2x8.c
Marat Dukhaned2d7762021-12-03 23:51:19 -0800[diff] [blame]3148 src/f32-qs8-vcvt/gen/vcvt-sse2-x32.c
3149 src/f32-qu8-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3150 src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc2.c
3151 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x12.c
3152 src/f32-vlrelu/gen/vlrelu-sse2-x8.c
3153 src/f32-vrnd/gen/vrndd-sse2-x8.c
3154 src/f32-vrnd/gen/vrndne-sse2-x8.c
3155 src/f32-vrnd/gen/vrndu-sse2-x8.c
3156 src/f32-vrnd/gen/vrndz-sse2-x8.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]3157 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3158 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c
3159 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c
3160 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3161 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3162 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3163 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3164 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16-add16.c
3165 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16-add16.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]3166 src/qs8-f32-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3167 src/qs8-gavgpool/gen/7p7x-minmax-sse2-c8-acc2.c
3168 src/qs8-gavgpool/gen/7x-minmax-sse2-c8-acc2.c
3169 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3170 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3171 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3172 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3173 src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x8.c
3174 src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3175 src/qs8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3176 src/qs8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3177 src/qu8-avgpool/9p8x-minmax-sse2-c8.c
3178 src/qu8-avgpool/9x-minmax-sse2-c8.c
3179 src/qu8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c
3180 src/qu8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]3181 src/qu8-f32-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3182 src/qu8-gavgpool/7p7x-minmax-sse2-c8.c
3183 src/qu8-gavgpool/7x-minmax-sse2-c8.c
3184 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3185 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3186 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3187 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3188 src/qu8-vadd/gen/minmax-sse2-mul16-ld64-x8.c
3189 src/qu8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3190 src/qu8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3191 src/qu8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x8.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]3192 src/s8-ibilinear/gen/sse2-c8.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]3193 src/s8-maxpool/9p8x-minmax-sse2-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]3194 src/s8-vclamp/sse2-x64.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]3195 src/u8-ibilinear/gen/sse2-c8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3196 src/u8-maxpool/9p8x-minmax-sse2-c16.c
3197 src/u8-rmax/sse2.c
3198 src/u8-vclamp/sse2-x64.c
3199 src/x8-zip/x2-sse2.c
3200 src/x8-zip/x3-sse2.c
3201 src/x8-zip/x4-sse2.c
3202 src/x8-zip/xm-sse2.c
3203 src/x32-unpool/sse2.c
3204 src/x32-zip/x2-sse2.c
3205 src/x32-zip/x3-sse2.c
3206 src/x32-zip/x4-sse2.c
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]3207 src/x32-zip/xm-sse2.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]3208 src/xx-fill/sse2-x64.c
3209 src/xx-pad/sse2.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3210
3211SET(ALL_SSE2_MICROKERNEL_SRCS
Marat Dukhan1227adb2021-10-16 17:33:51 -0700[diff] [blame]3212 src/f16-f32-vcvt/gen/vcvt-sse2-int16-x8.c
3213 src/f16-f32-vcvt/gen/vcvt-sse2-int16-x16.c
3214 src/f16-f32-vcvt/gen/vcvt-sse2-int16-x24.c
3215 src/f16-f32-vcvt/gen/vcvt-sse2-int16-x32.c
3216 src/f16-f32-vcvt/gen/vcvt-sse2-int32-x8.c
3217 src/f16-f32-vcvt/gen/vcvt-sse2-int32-x16.c
3218 src/f16-f32-vcvt/gen/vcvt-sse2-int32-x24.c
3219 src/f16-f32-vcvt/gen/vcvt-sse2-int32-x32.c
Ashkan Aliabadif866a452019-11-20 10:58:51 -0800[diff] [blame]3220 src/f32-argmaxpool/4x-sse2-c4.c
3221 src/f32-argmaxpool/9p8x-sse2-c4.c
3222 src/f32-argmaxpool/9x-sse2-c4.c
Marat Dukhaneb844232021-11-08 23:07:53 -0800[diff] [blame]3223 src/f32-f16-vcvt/gen/vcvt-sse2-x8.c
3224 src/f32-f16-vcvt/gen/vcvt-sse2-x16.c
3225 src/f32-f16-vcvt/gen/vcvt-sse2-x24.c
3226 src/f32-f16-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan802fcae2020-12-11 14:37:25 -0800[diff] [blame]3227 src/f32-gemm/gen-inc/1x8inc-minmax-sse2-dup.c
3228 src/f32-gemm/gen-inc/3x8inc-minmax-sse2-dup.c
3229 src/f32-gemm/gen-inc/4x8inc-minmax-sse2-dup.c
3230 src/f32-gemm/gen-inc/5x8inc-minmax-sse2-dup.c
3231 src/f32-gemm/gen/1x8-minmax-sse2-dup.c
3232 src/f32-gemm/gen/3x8-minmax-sse2-dup.c
3233 src/f32-gemm/gen/4x8-minmax-sse2-dup.c
3234 src/f32-gemm/gen/5x8-minmax-sse2-dup.c
3235 src/f32-igemm/gen/1x8-minmax-sse2-dup.c
3236 src/f32-igemm/gen/3x8-minmax-sse2-dup.c
3237 src/f32-igemm/gen/4x8-minmax-sse2-dup.c
3238 src/f32-igemm/gen/5x8-minmax-sse2-dup.c
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]3239 src/f32-prelu/gen/sse2-2x4.c
3240 src/f32-prelu/gen/sse2-2x8.c
Marat Dukhanc5aa2422021-12-01 00:15:19 -0800[diff] [blame]3241 src/f32-qs8-vcvt/gen/vcvt-sse2-x8.c
3242 src/f32-qs8-vcvt/gen/vcvt-sse2-x16.c
3243 src/f32-qs8-vcvt/gen/vcvt-sse2-x24.c
3244 src/f32-qs8-vcvt/gen/vcvt-sse2-x32.c
3245 src/f32-qu8-vcvt/gen/vcvt-sse2-x8.c
3246 src/f32-qu8-vcvt/gen/vcvt-sse2-x16.c
3247 src/f32-qu8-vcvt/gen/vcvt-sse2-x24.c
3248 src/f32-qu8-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]3249 src/f32-raddstoreexpminusmax/gen/sse2-p5-x4.c
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]3250 src/f32-raddstoreexpminusmax/gen/sse2-p5-x8-acc2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3251 src/f32-raddstoreexpminusmax/gen/sse2-p5-x8.c
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]3252 src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc2.c
3253 src/f32-raddstoreexpminusmax/gen/sse2-p5-x12-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3254 src/f32-raddstoreexpminusmax/gen/sse2-p5-x12.c
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]3255 src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc2.c
3256 src/f32-raddstoreexpminusmax/gen/sse2-p5-x16-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3257 src/f32-raddstoreexpminusmax/gen/sse2-p5-x16.c
Marat Dukhanb39689d2020-01-24 13:32:20 -0800[diff] [blame]3258 src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc2.c
3259 src/f32-raddstoreexpminusmax/gen/sse2-p5-x20-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3260 src/f32-raddstoreexpminusmax/gen/sse2-p5-x20.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]3261 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x4.c
3262 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x8.c
3263 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x12.c
3264 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x16.c
3265 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x20.c
3266 src/f32-velu/gen/velu-sse2-rr2-lut16-p3-x24.c
3267 src/f32-velu/gen/velu-sse2-rr2-p6-x4.c
3268 src/f32-velu/gen/velu-sse2-rr2-p6-x8.c
3269 src/f32-velu/gen/velu-sse2-rr2-p6-x12.c
3270 src/f32-velu/gen/velu-sse2-rr2-p6-x16.c
3271 src/f32-velu/gen/velu-sse2-rr2-p6-x20.c
3272 src/f32-velu/gen/velu-sse2-rr2-p6-x24.c
Marat Dukhan19dd91d2020-07-16 11:12:44 -0700[diff] [blame]3273 src/f32-vlrelu/gen/vlrelu-sse2-x4.c
3274 src/f32-vlrelu/gen/vlrelu-sse2-x8.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]3275 src/f32-vrnd/gen/vrndd-sse2-x4.c
3276 src/f32-vrnd/gen/vrndd-sse2-x8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3277 src/f32-vrnd/gen/vrndne-sse2-x4.c
3278 src/f32-vrnd/gen/vrndne-sse2-x8.c
3279 src/f32-vrnd/gen/vrndu-sse2-x4.c
3280 src/f32-vrnd/gen/vrndu-sse2-x8.c
3281 src/f32-vrnd/gen/vrndz-sse2-x4.c
3282 src/f32-vrnd/gen/vrndz-sse2-x8.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]3283 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x4.c
3284 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x8.c
3285 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x12.c
3286 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x16.c
3287 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x20.c
3288 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-lut64-p2-div-x24.c
3289 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x4.c
3290 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x8.c
3291 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x12.c
3292 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x16.c
3293 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x20.c
3294 src/f32-vsigmoid/gen/vsigmoid-sse2-rr2-p5-div-x24.c
Marat Dukhan3ed866b2021-09-29 08:23:33 -0700[diff] [blame]3295 src/math/cvt-f16-f32-sse2-int16.c
3296 src/math/cvt-f16-f32-sse2-int32.c
Marat Dukhan056f49d2021-11-08 17:44:42 -0800[diff] [blame]3297 src/math/cvt-f32-f16-sse2.c
Marat Dukhanb7633f22020-11-20 16:34:56 -0800[diff] [blame]3298 src/math/exp-sse2-rr2-lut64-p2.c
3299 src/math/exp-sse2-rr2-p5.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]3300 src/math/expm1minus-sse2-rr2-lut16-p3.c
Marat Dukhana438aca2020-11-20 15:45:01 -0800[diff] [blame]3301 src/math/expm1minus-sse2-rr2-p6.c
Frank Barchard22136062020-11-24 18:44:46 -0800[diff] [blame]3302 src/math/expminus-sse2-rr2-p5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3303 src/math/roundd-sse2-cvt.c
3304 src/math/roundne-sse2-cvt.c
3305 src/math/roundu-sse2-cvt.c
3306 src/math/roundz-sse2-cvt.c
3307 src/math/sigmoid-sse2-rr2-lut64-p2-div.c
3308 src/math/sigmoid-sse2-rr2-lut64-p2-nr1.c
3309 src/math/sigmoid-sse2-rr2-lut64-p2-nr2.c
3310 src/math/sigmoid-sse2-rr2-p5-div.c
3311 src/math/sigmoid-sse2-rr2-p5-nr1.c
3312 src/math/sigmoid-sse2-rr2-p5-nr2.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3313 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3314 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3315 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3316 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3317 src/qc8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3318 src/qc8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3319 src/qc8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3320 src/qc8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]3321 src/qc8-dwconv/gen/up24x9-minmax-fp32-sse2-mul16.c
3322 src/qc8-dwconv/gen/up24x25-minmax-fp32-sse2-mul16.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3323 src/qc8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3324 src/qc8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3325 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3326 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
3327 src/qc8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
3328 src/qc8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
3329 src/qc8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
3330 src/qc8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
3331 src/qc8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
3332 src/qc8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
3333 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3334 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
3335 src/qc8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
3336 src/qc8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3337 src/qc8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3338 src/qc8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3339 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3340 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3341 src/qc8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3342 src/qc8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3343 src/qc8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3344 src/qc8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3345 src/qc8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3346 src/qc8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3347 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3348 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3349 src/qc8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3350 src/qc8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3351 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3352 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3353 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3354 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3355 src/qs8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3356 src/qs8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3357 src/qs8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3358 src/qs8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3359 src/qs8-dwconv/gen/up24x9-minmax-fp32-sse2-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3360 src/qs8-dwconv/gen/up24x25-minmax-fp32-sse2-mul16.c
Marat Dukhand873fa22021-12-10 01:55:10 -0800[diff] [blame]3361 src/qs8-f32-vcvt/gen/vcvt-sse2-x8.c
3362 src/qs8-f32-vcvt/gen/vcvt-sse2-x16.c
3363 src/qs8-f32-vcvt/gen/vcvt-sse2-x24.c
3364 src/qs8-f32-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan453f4b82020-08-07 22:24:21 -0700[diff] [blame]3365 src/qs8-gavgpool/gen/7p7x-minmax-sse2-c8-acc2.c
3366 src/qs8-gavgpool/gen/7p7x-minmax-sse2-c16-acc2.c
3367 src/qs8-gavgpool/gen/7p7x-minmax-sse2-c24-acc2.c
Marat Dukhan4ed53f42020-08-06 01:12:55 -0700[diff] [blame]3368 src/qs8-gavgpool/gen/7x-minmax-sse2-c8-acc2.c
3369 src/qs8-gavgpool/gen/7x-minmax-sse2-c16-acc2.c
3370 src/qs8-gavgpool/gen/7x-minmax-sse2-c24-acc2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3371 src/qs8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3372 src/qs8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3373 src/qs8-gemm/gen/1x4c2-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3374 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3375 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3376 src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3377 src/qs8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3378 src/qs8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3379 src/qs8-gemm/gen/2x4c2-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3380 src/qs8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3381 src/qs8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3382 src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3383 src/qs8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3384 src/qs8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3385 src/qs8-gemm/gen/3x4c2-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3386 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3387 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3388 src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3389 src/qs8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3390 src/qs8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3391 src/qs8-gemm/gen/4x4c2-xw-minmax-fp32-sse2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3392 src/qs8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3393 src/qs8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3394 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3395 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3396 src/qs8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3397 src/qs8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3398 src/qs8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3399 src/qs8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3400 src/qs8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3401 src/qs8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3402 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3403 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3404 src/qs8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3405 src/qs8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan2e23d2b2020-07-29 16:01:37 -0700[diff] [blame]3406 src/qs8-requantization/fp32-sse2.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3407 src/qs8-requantization/gemmlowp-sse2.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]3408 src/qs8-requantization/rndna-sse2.c
Marat Dukhand9f3ad42020-08-10 12:30:58 -0700[diff] [blame]3409 src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x8.c
3410 src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x16.c
3411 src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x24.c
3412 src/qs8-vadd/gen/minmax-sse2-mul16-ld64-x32.c
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]3413 src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c
3414 src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x16.c
3415 src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x24.c
3416 src/qs8-vaddc/gen/minmax-sse2-mul16-ld64-x32.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]3417 src/qs8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3418 src/qs8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x16.c
3419 src/qs8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3420 src/qs8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x16.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]3421 src/qu8-avgpool/9p8x-minmax-sse2-c8.c
3422 src/qu8-avgpool/9x-minmax-sse2-c8.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]3423 src/qu8-dwconv/gen/up8x9-minmax-fp32-sse2-mul16.c
3424 src/qu8-dwconv/gen/up8x25-minmax-fp32-sse2-mul16.c
3425 src/qu8-dwconv/gen/up16x9-minmax-fp32-sse2-mul16.c
3426 src/qu8-dwconv/gen/up16x25-minmax-fp32-sse2-mul16.c
Marat Dukhand873fa22021-12-10 01:55:10 -0800[diff] [blame]3427 src/qu8-f32-vcvt/gen/vcvt-sse2-x8.c
3428 src/qu8-f32-vcvt/gen/vcvt-sse2-x16.c
3429 src/qu8-f32-vcvt/gen/vcvt-sse2-x24.c
3430 src/qu8-f32-vcvt/gen/vcvt-sse2-x32.c
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]3431 src/qu8-gavgpool/7p7x-minmax-sse2-c8.c
3432 src/qu8-gavgpool/7x-minmax-sse2-c8.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3433 src/qu8-gemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
3434 src/qu8-gemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
3435 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3436 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
3437 src/qu8-gemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
3438 src/qu8-gemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
3439 src/qu8-gemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
3440 src/qu8-gemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3441 src/qu8-gemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
3442 src/qu8-gemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
3443 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3444 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
3445 src/qu8-gemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
3446 src/qu8-gemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3447 src/qu8-igemm/gen/1x4c2-minmax-fp32-sse2-ld64.c
3448 src/qu8-igemm/gen/1x4c2-minmax-fp32-sse2-ld128.c
3449 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse2-ld64.c
3450 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse2-ld128.c
3451 src/qu8-igemm/gen/2x4c2-minmax-fp32-sse2-ld64.c
3452 src/qu8-igemm/gen/2x4c2-minmax-fp32-sse2-ld128.c
3453 src/qu8-igemm/gen/2x4c8-minmax-fp32-sse2-ld64.c
3454 src/qu8-igemm/gen/2x4c8-minmax-fp32-sse2-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3455 src/qu8-igemm/gen/3x4c2-minmax-fp32-sse2-ld64.c
3456 src/qu8-igemm/gen/3x4c2-minmax-fp32-sse2-ld128.c
3457 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse2-ld64.c
3458 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse2-ld128.c
3459 src/qu8-igemm/gen/4x4c2-minmax-fp32-sse2-ld64.c
3460 src/qu8-igemm/gen/4x4c2-minmax-fp32-sse2-ld128.c
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]3461 src/qu8-requantization/fp32-sse2.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3462 src/qu8-requantization/gemmlowp-sse2.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]3463 src/qu8-requantization/rndna-sse2.c
Marat Dukhan28c82b22021-07-21 13:48:45 -0700[diff] [blame]3464 src/qu8-vadd/gen/minmax-sse2-mul16-ld64-x8.c
3465 src/qu8-vadd/gen/minmax-sse2-mul16-ld64-x16.c
3466 src/qu8-vaddc/gen/minmax-sse2-mul16-ld64-x8.c
3467 src/qu8-vaddc/gen/minmax-sse2-mul16-ld64-x16.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]3468 src/qu8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3469 src/qu8-vmul/gen/minmax-fp32-sse2-mul16-ld64-x16.c
3470 src/qu8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x8.c
3471 src/qu8-vmulc/gen/minmax-fp32-sse2-mul16-ld64-x16.c
Marat Dukhan7519eb12021-11-23 19:08:29 -0800[diff] [blame]3472 src/s8-ibilinear/gen/sse2-c8.c
3473 src/s8-ibilinear/gen/sse2-c16.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]3474 src/s8-maxpool/9p8x-minmax-sse2-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]3475 src/s8-vclamp/sse2-x64.c
Marat Dukhan7519eb12021-11-23 19:08:29 -0800[diff] [blame]3476 src/u8-ibilinear/gen/sse2-c8.c
3477 src/u8-ibilinear/gen/sse2-c16.c
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]3478 src/u8-maxpool/9p8x-minmax-sse2-c16.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]3479 src/u8-rmax/sse2.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]3480 src/u8-vclamp/sse2-x64.c
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]3481 src/x8-zip/x2-sse2.c
3482 src/x8-zip/x3-sse2.c
3483 src/x8-zip/x4-sse2.c
Marat Dukhan9d501d52019-11-16 02:30:50 -0800[diff] [blame]3484 src/x8-zip/xm-sse2.c
Alan Kelly1945f0b2021-12-24 01:26:45 -0800[diff] [blame]3485 src/x16-transpose/4x8-sse2.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3486 src/x32-unpool/sse2.c
3487 src/x32-zip/x2-sse2.c
3488 src/x32-zip/x3-sse2.c
3489 src/x32-zip/x4-sse2.c
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]3490 src/x32-zip/xm-sse2.c
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]3491 src/xx-fill/sse2-x64.c
3492 src/xx-pad/sse2.c)
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]3493
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3494SET(PROD_SSSE3_MICROKERNEL_SRCS
3495 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-2x4-acc2.c
3496 src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c8-acc2.c
3497 src/qs8-gavgpool/gen/7x-minmax-ssse3-c8-acc2.c)
3498
3499SET(ALL_SSSE3_MICROKERNEL_SRCS
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]3500 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc2.c
3501 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc3.c
3502 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4-acc4.c
Marat Dukhan98f2eeb2020-10-23 23:13:41 -0700[diff] [blame]3503 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-1x4.c
Frank Barchard35db7d02020-10-26 13:37:34 -0700[diff] [blame]3504 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-2x4-acc2.c
Marat Dukhan98f2eeb2020-10-23 23:13:41 -0700[diff] [blame]3505 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-2x4.c
3506 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-3x4.c
3507 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-4x4.c
3508 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-5x4.c
3509 src/f32-dwconv2d-chw/gen/3x3p1-minmax-ssse3-6x4.c
Marat Dukhan453f4b82020-08-07 22:24:21 -0700[diff] [blame]3510 src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c8-acc2.c
3511 src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c16-acc2.c
3512 src/qs8-gavgpool/gen/7p7x-minmax-ssse3-c24-acc2.c
Marat Dukhan4ed53f42020-08-06 01:12:55 -0700[diff] [blame]3513 src/qs8-gavgpool/gen/7x-minmax-ssse3-c8-acc2.c
3514 src/qs8-gavgpool/gen/7x-minmax-ssse3-c16-acc2.c
3515 src/qs8-gavgpool/gen/7x-minmax-ssse3-c24-acc2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3516 src/qs8-gemm/gen/1x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3517 src/qs8-gemm/gen/1x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3518 src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-ssse3.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3519 src/qs8-gemm/gen/2x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3520 src/qs8-gemm/gen/2x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3521 src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-ssse3.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3522 src/qs8-gemm/gen/3x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3523 src/qs8-gemm/gen/3x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3524 src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-ssse3.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3525 src/qs8-igemm/gen/1x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3526 src/qs8-igemm/gen/1x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3527 src/qs8-igemm/gen/2x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3528 src/qs8-igemm/gen/2x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3529 src/qs8-igemm/gen/3x4c8-minmax-fp32-ssse3-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3530 src/qs8-igemm/gen/3x4c8-minmax-fp32-ssse3-ld128.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3531 src/qs8-requantization/gemmlowp-ssse3.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]3532 src/qs8-requantization/rndna-ssse3.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3533 src/qu8-requantization/gemmlowp-ssse3.c
Marat Dukhan7c478e32021-09-10 09:48:13 -0700[diff] [blame]3534 src/qu8-requantization/rndna-ssse3.c
3535 src/x8-lut/gen/lut-ssse3-x16.c
3536 src/x8-lut/gen/lut-ssse3-x32.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]3537
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3538SET(PROD_SSE41_MICROKERNEL_SRCS
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]3539 src/f16-f32-vcvt/gen/vcvt-sse41-int16-x16.c
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]3540 src/f32-f16-vcvt/gen/vcvt-sse41-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3541 src/f32-prelu/gen/sse41-2x8.c
Marat Dukhaned2d7762021-12-03 23:51:19 -0800[diff] [blame]3542 src/f32-qs8-vcvt/gen/vcvt-sse41-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3543 src/f32-vlrelu/gen/vlrelu-sse41-x8.c
3544 src/f32-vrnd/gen/vrndd-sse41-x8.c
3545 src/f32-vrnd/gen/vrndne-sse41-x8.c
3546 src/f32-vrnd/gen/vrndu-sse41-x8.c
3547 src/f32-vrnd/gen/vrndz-sse41-x8.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]3548 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x8.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3549 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c
3550 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c
3551 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3552 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3553 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3554 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3555 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16-add16.c
3556 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16-add16.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]3557 src/qs8-f32-vcvt/gen/vcvt-sse41-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3558 src/qs8-gavgpool/gen/7p7x-minmax-sse41-c8-acc2.c
3559 src/qs8-gavgpool/gen/7x-minmax-sse41-c8-acc2.c
3560 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3561 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3562 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3563 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3564 src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x8.c
3565 src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3566 src/qs8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x16.c
3567 src/qs8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3568 src/qu8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c
3569 src/qu8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c
Marat Dukhanf92206b2021-12-10 17:02:07 -0800[diff] [blame]3570 src/qu8-f32-vcvt/gen/vcvt-sse41-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3571 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3572 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3573 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3574 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3575 src/qu8-vadd/gen/minmax-sse41-mul16-ld64-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3576 src/qu8-vaddc/gen/minmax-sse41-mul16-ld64-x8.c
3577 src/qu8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x16.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]3578 src/qu8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x16.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]3579 src/s8-ibilinear/gen/sse41-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]3580 src/s8-maxpool/9p8x-minmax-sse41-c16.c
Marat Dukhan24abe6b2021-11-24 15:28:57 -0800[diff] [blame]3581 src/s8-vclamp/sse41-x64.c
3582 src/u8-ibilinear/gen/sse41-c16.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3583
3584SET(ALL_SSE41_MICROKERNEL_SRCS
Marat Dukhan1227adb2021-10-16 17:33:51 -0700[diff] [blame]3585 src/f16-f32-vcvt/gen/vcvt-sse41-int16-x8.c
3586 src/f16-f32-vcvt/gen/vcvt-sse41-int16-x16.c
3587 src/f16-f32-vcvt/gen/vcvt-sse41-int16-x24.c
3588 src/f16-f32-vcvt/gen/vcvt-sse41-int16-x32.c
3589 src/f16-f32-vcvt/gen/vcvt-sse41-int32-x8.c
3590 src/f16-f32-vcvt/gen/vcvt-sse41-int32-x16.c
3591 src/f16-f32-vcvt/gen/vcvt-sse41-int32-x24.c
3592 src/f16-f32-vcvt/gen/vcvt-sse41-int32-x32.c
Marat Dukhaneb844232021-11-08 23:07:53 -0800[diff] [blame]3593 src/f32-f16-vcvt/gen/vcvt-sse41-x8.c
3594 src/f32-f16-vcvt/gen/vcvt-sse41-x16.c
3595 src/f32-f16-vcvt/gen/vcvt-sse41-x24.c
3596 src/f32-f16-vcvt/gen/vcvt-sse41-x32.c
Marat Dukhan40a672f2019-11-25 03:08:22 -0800[diff] [blame]3597 src/f32-prelu/gen/sse41-2x4.c
3598 src/f32-prelu/gen/sse41-2x8.c
Marat Dukhanc5aa2422021-12-01 00:15:19 -0800[diff] [blame]3599 src/f32-qs8-vcvt/gen/vcvt-sse41-x8.c
3600 src/f32-qs8-vcvt/gen/vcvt-sse41-x16.c
3601 src/f32-qs8-vcvt/gen/vcvt-sse41-x24.c
3602 src/f32-qs8-vcvt/gen/vcvt-sse41-x32.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]3603 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x4.c
3604 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x8.c
3605 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x12.c
3606 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x16.c
3607 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x20.c
3608 src/f32-velu/gen/velu-sse41-rr2-lut16-p3-x24.c
3609 src/f32-velu/gen/velu-sse41-rr2-p6-x4.c
3610 src/f32-velu/gen/velu-sse41-rr2-p6-x8.c
3611 src/f32-velu/gen/velu-sse41-rr2-p6-x12.c
3612 src/f32-velu/gen/velu-sse41-rr2-p6-x16.c
3613 src/f32-velu/gen/velu-sse41-rr2-p6-x20.c
3614 src/f32-velu/gen/velu-sse41-rr2-p6-x24.c
Marat Dukhan19dd91d2020-07-16 11:12:44 -0700[diff] [blame]3615 src/f32-vlrelu/gen/vlrelu-sse41-x4.c
3616 src/f32-vlrelu/gen/vlrelu-sse41-x8.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]3617 src/f32-vrnd/gen/vrndd-sse41-x4.c
3618 src/f32-vrnd/gen/vrndd-sse41-x8.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3619 src/f32-vrnd/gen/vrndne-sse41-x4.c
3620 src/f32-vrnd/gen/vrndne-sse41-x8.c
3621 src/f32-vrnd/gen/vrndu-sse41-x4.c
3622 src/f32-vrnd/gen/vrndu-sse41-x8.c
3623 src/f32-vrnd/gen/vrndz-sse41-x4.c
3624 src/f32-vrnd/gen/vrndz-sse41-x8.c
Marat Dukhance834ad2022-01-03 00:22:01 -0800[diff] [blame]3625 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x4.c
3626 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x8.c
3627 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x12.c
3628 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x16.c
3629 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x20.c
3630 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-lut64-p2-div-x24.c
3631 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x4.c
3632 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x8.c
3633 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x12.c
3634 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x16.c
3635 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x20.c
3636 src/f32-vsigmoid/gen/vsigmoid-sse41-rr2-p5-div-x24.c
Marat Dukhan3ed866b2021-09-29 08:23:33 -0700[diff] [blame]3637 src/math/cvt-f16-f32-sse41-int16.c
3638 src/math/cvt-f16-f32-sse41-int32.c
Marat Dukhan056f49d2021-11-08 17:44:42 -0800[diff] [blame]3639 src/math/cvt-f32-f16-sse41.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3640 src/math/roundd-sse41.c
3641 src/math/roundne-sse41.c
3642 src/math/roundu-sse41.c
3643 src/math/roundz-sse41.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3644 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3645 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]3646 src/qc8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3647 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3648 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]3649 src/qc8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3650 src/qc8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3651 src/qc8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]3652 src/qc8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3653 src/qc8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3654 src/qc8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]3655 src/qc8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c
3656 src/qc8-dwconv/gen/up24x9-minmax-fp32-sse41-mul16.c
3657 src/qc8-dwconv/gen/up24x9-minmax-fp32-sse41-mul32.c
3658 src/qc8-dwconv/gen/up24x25-minmax-fp32-sse41-mul16.c
3659 src/qc8-dwconv/gen/up24x25-minmax-fp32-sse41-mul32.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3660 src/qc8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3661 src/qc8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3662 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3663 src/qc8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3664 src/qc8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3665 src/qc8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3666 src/qc8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3667 src/qc8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3668 src/qc8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3669 src/qc8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3670 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3671 src/qc8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3672 src/qc8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3673 src/qc8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3674 src/qc8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3675 src/qc8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3676 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3677 src/qc8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3678 src/qc8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3679 src/qc8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3680 src/qc8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3681 src/qc8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3682 src/qc8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3683 src/qc8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3684 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3685 src/qc8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]3686 src/qc8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3687 src/qc8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3688 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3689 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c
Marat Dukhancaf48312021-06-01 20:20:58 -0700[diff] [blame]3690 src/qs8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3691 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3692 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3693 src/qs8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3694 src/qs8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3695 src/qs8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3696 src/qs8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]3697 src/qs8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]3698 src/qs8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3699 src/qs8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3700 src/qs8-dwconv/gen/up24x9-minmax-fp32-sse41-mul16.c
3701 src/qs8-dwconv/gen/up24x9-minmax-fp32-sse41-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3702 src/qs8-dwconv/gen/up24x25-minmax-fp32-sse41-mul16.c
3703 src/qs8-dwconv/gen/up24x25-minmax-fp32-sse41-mul32.c
Marat Dukhanf9cf55d2021-12-09 18:54:00 -0800[diff] [blame]3704 src/qs8-f32-vcvt/gen/vcvt-sse41-x8.c
3705 src/qs8-f32-vcvt/gen/vcvt-sse41-x16.c
3706 src/qs8-f32-vcvt/gen/vcvt-sse41-x24.c
3707 src/qs8-f32-vcvt/gen/vcvt-sse41-x32.c
Marat Dukhan453f4b82020-08-07 22:24:21 -0700[diff] [blame]3708 src/qs8-gavgpool/gen/7p7x-minmax-sse41-c8-acc2.c
3709 src/qs8-gavgpool/gen/7p7x-minmax-sse41-c16-acc2.c
3710 src/qs8-gavgpool/gen/7p7x-minmax-sse41-c24-acc2.c
Marat Dukhan4ed53f42020-08-06 01:12:55 -0700[diff] [blame]3711 src/qs8-gavgpool/gen/7x-minmax-sse41-c8-acc2.c
3712 src/qs8-gavgpool/gen/7x-minmax-sse41-c16-acc2.c
3713 src/qs8-gavgpool/gen/7x-minmax-sse41-c24-acc2.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3714 src/qs8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3715 src/qs8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3716 src/qs8-gemm/gen/1x4c2-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3717 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3718 src/qs8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3719 src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3720 src/qs8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3721 src/qs8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3722 src/qs8-gemm/gen/2x4c2-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3723 src/qs8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3724 src/qs8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3725 src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3726 src/qs8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3727 src/qs8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3728 src/qs8-gemm/gen/3x4c2-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3729 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3730 src/qs8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3731 src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3732 src/qs8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3733 src/qs8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]3734 src/qs8-gemm/gen/4x4c2-xw-minmax-fp32-sse41.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3735 src/qs8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3736 src/qs8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3737 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3738 src/qs8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3739 src/qs8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3740 src/qs8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3741 src/qs8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3742 src/qs8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3743 src/qs8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3744 src/qs8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3745 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3746 src/qs8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]3747 src/qs8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]3748 src/qs8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan2e23d2b2020-07-29 16:01:37 -0700[diff] [blame]3749 src/qs8-requantization/fp32-sse4.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3750 src/qs8-requantization/gemmlowp-sse4.c
Marat Dukhan06716242021-05-26 15:56:39 -0700[diff] [blame]3751 src/qs8-requantization/rndna-sse4.c
Marat Dukhan0d979d52021-06-09 13:21:18 -0700[diff] [blame]3752 src/qs8-requantization/rndnu-sse4-sra.c
3753 src/qs8-requantization/rndnu-sse4-srl.c
Marat Dukhand9f3ad42020-08-10 12:30:58 -0700[diff] [blame]3754 src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x8.c
3755 src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x16.c
3756 src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x24.c
3757 src/qs8-vadd/gen/minmax-sse41-mul16-ld64-x32.c
Marat Dukhanbb9225e2020-09-06 22:40:56 -0700[diff] [blame]3758 src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x8.c
3759 src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x16.c
3760 src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x24.c
3761 src/qs8-vadd/gen/minmax-sse41-mul32-ld32-x32.c
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]3762 src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x8.c
3763 src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x16.c
3764 src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x24.c
3765 src/qs8-vaddc/gen/minmax-sse41-mul16-ld64-x32.c
Marat Dukhanbb9225e2020-09-06 22:40:56 -0700[diff] [blame]3766 src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x8.c
3767 src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x16.c
3768 src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x24.c
3769 src/qs8-vaddc/gen/minmax-sse41-mul32-ld32-x32.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]3770 src/qs8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x8.c
3771 src/qs8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x16.c
3772 src/qs8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x8.c
3773 src/qs8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x16.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]3774 src/qu8-dwconv/gen/up8x9-minmax-fp32-sse41-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]3775 src/qu8-dwconv/gen/up8x9-minmax-fp32-sse41-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]3776 src/qu8-dwconv/gen/up8x25-minmax-fp32-sse41-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]3777 src/qu8-dwconv/gen/up8x25-minmax-fp32-sse41-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]3778 src/qu8-dwconv/gen/up16x9-minmax-fp32-sse41-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]3779 src/qu8-dwconv/gen/up16x9-minmax-fp32-sse41-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]3780 src/qu8-dwconv/gen/up16x25-minmax-fp32-sse41-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]3781 src/qu8-dwconv/gen/up16x25-minmax-fp32-sse41-mul32.c
Marat Dukhanf9cf55d2021-12-09 18:54:00 -0800[diff] [blame]3782 src/qu8-f32-vcvt/gen/vcvt-sse41-x8.c
3783 src/qu8-f32-vcvt/gen/vcvt-sse41-x16.c
3784 src/qu8-f32-vcvt/gen/vcvt-sse41-x24.c
3785 src/qu8-f32-vcvt/gen/vcvt-sse41-x32.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3786 src/qu8-gemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
3787 src/qu8-gemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
3788 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3789 src/qu8-gemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
3790 src/qu8-gemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
3791 src/qu8-gemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
3792 src/qu8-gemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
3793 src/qu8-gemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3794 src/qu8-gemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
3795 src/qu8-gemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
3796 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3797 src/qu8-gemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
3798 src/qu8-gemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
3799 src/qu8-gemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3800 src/qu8-igemm/gen/1x4c2-minmax-fp32-sse41-ld64.c
3801 src/qu8-igemm/gen/1x4c2-minmax-fp32-sse41-ld128.c
3802 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse41-ld64.c
3803 src/qu8-igemm/gen/1x4c8-minmax-fp32-sse41-ld128.c
3804 src/qu8-igemm/gen/2x4c2-minmax-fp32-sse41-ld64.c
3805 src/qu8-igemm/gen/2x4c2-minmax-fp32-sse41-ld128.c
3806 src/qu8-igemm/gen/2x4c8-minmax-fp32-sse41-ld64.c
3807 src/qu8-igemm/gen/2x4c8-minmax-fp32-sse41-ld128.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]3808 src/qu8-igemm/gen/3x4c2-minmax-fp32-sse41-ld64.c
3809 src/qu8-igemm/gen/3x4c2-minmax-fp32-sse41-ld128.c
3810 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse41-ld64.c
3811 src/qu8-igemm/gen/3x4c8-minmax-fp32-sse41-ld128.c
3812 src/qu8-igemm/gen/4x4c2-minmax-fp32-sse41-ld64.c
3813 src/qu8-igemm/gen/4x4c2-minmax-fp32-sse41-ld128.c
Marat Dukhan9976cd82021-05-24 23:15:45 -0700[diff] [blame]3814 src/qu8-requantization/gemmlowp-sse4.c
Marat Dukhan3eac69c2021-07-21 01:42:29 -0700[diff] [blame]3815 src/qu8-requantization/rndna-sse4.c
3816 src/qu8-vadd/gen/minmax-sse41-mul16-ld64-x8.c
3817 src/qu8-vadd/gen/minmax-sse41-mul16-ld64-x16.c
3818 src/qu8-vadd/gen/minmax-sse41-mul32-ld32-x8.c
3819 src/qu8-vadd/gen/minmax-sse41-mul32-ld32-x16.c
3820 src/qu8-vaddc/gen/minmax-sse41-mul16-ld64-x8.c
3821 src/qu8-vaddc/gen/minmax-sse41-mul16-ld64-x16.c
3822 src/qu8-vaddc/gen/minmax-sse41-mul32-ld32-x8.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]3823 src/qu8-vaddc/gen/minmax-sse41-mul32-ld32-x16.c
3824 src/qu8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x8.c
3825 src/qu8-vmul/gen/minmax-fp32-sse41-mul16-ld64-x16.c
3826 src/qu8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x8.c
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]3827 src/qu8-vmulc/gen/minmax-fp32-sse41-mul16-ld64-x16.c
Marat Dukhan7519eb12021-11-23 19:08:29 -0800[diff] [blame]3828 src/s8-ibilinear/gen/sse41-c8.c
3829 src/s8-ibilinear/gen/sse41-c16.c
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]3830 src/s8-maxpool/9p8x-minmax-sse41-c16.c
Marat Dukhan7519eb12021-11-23 19:08:29 -0800[diff] [blame]3831 src/s8-vclamp/sse41-x64.c
3832 src/u8-ibilinear/gen/sse41-c8.c
3833 src/u8-ibilinear/gen/sse41-c16.c)
Marat Dukhan69c3f2c2019-11-06 12:30:01 -0800[diff] [blame]3834
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3835SET(PROD_AVX_MICROKERNEL_SRCS
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]3836 src/f16-f32-vcvt/gen/vcvt-avx-int16-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3837 src/f32-dwconv/gen/up8x25-minmax-avx.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]3838 src/f32-dwconv/gen/up16x3-minmax-avx.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3839 src/f32-dwconv/gen/up16x4-minmax-avx.c
3840 src/f32-dwconv/gen/up16x9-minmax-avx.c
Frank Barchardeb704f72021-11-12 01:26:50 -0800[diff] [blame]3841 src/f32-f16-vcvt/gen/vcvt-avx-x24.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3842 src/f32-gemm/gen/1x16-minmax-avx-broadcast.c
3843 src/f32-gemm/gen/5x16-minmax-avx-broadcast.c
3844 src/f32-igemm/gen/1x16-minmax-avx-broadcast.c
3845 src/f32-igemm/gen/5x16-minmax-avx-broadcast.c
3846 src/f32-prelu/gen/avx-2x16.c
Marat Dukhanb91432c2021-12-14 16:52:09 -0800[diff] [blame]3847 src/f32-qs8-vcvt/gen/vcvt-avx-x32.c
3848 src/f32-qu8-vcvt/gen/vcvt-avx-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3849 src/f32-vbinary/gen/vadd-minmax-avx-x16.c
3850 src/f32-vbinary/gen/vaddc-minmax-avx-x16.c
3851 src/f32-vbinary/gen/vdiv-minmax-avx-x16.c
3852 src/f32-vbinary/gen/vdivc-minmax-avx-x16.c
3853 src/f32-vbinary/gen/vmax-avx-x16.c
3854 src/f32-vbinary/gen/vmaxc-avx-x16.c
3855 src/f32-vbinary/gen/vmin-avx-x16.c
3856 src/f32-vbinary/gen/vminc-avx-x16.c
3857 src/f32-vbinary/gen/vmul-minmax-avx-x16.c
3858 src/f32-vbinary/gen/vmulc-minmax-avx-x16.c
3859 src/f32-vbinary/gen/vrdivc-minmax-avx-x16.c
3860 src/f32-vbinary/gen/vrsubc-minmax-avx-x16.c
3861 src/f32-vbinary/gen/vsqrdiff-avx-x16.c
3862 src/f32-vbinary/gen/vsqrdiffc-avx-x16.c
3863 src/f32-vbinary/gen/vsub-minmax-avx-x16.c
3864 src/f32-vbinary/gen/vsubc-minmax-avx-x16.c
3865 src/f32-vclamp/gen/vclamp-avx-x16.c
3866 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x32.c
3867 src/f32-vhswish/gen/vhswish-avx-x16.c
3868 src/f32-vlrelu/gen/vlrelu-avx-x16.c
3869 src/f32-vrnd/gen/vrndd-avx-x16.c
3870 src/f32-vrnd/gen/vrndne-avx-x16.c
3871 src/f32-vrnd/gen/vrndu-avx-x16.c
3872 src/f32-vrnd/gen/vrndz-avx-x16.c
3873 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x40.c
3874 src/f32-vsqrt/gen/avx-sqrt-x8.c
3875 src/f32-vunary/gen/vabs-avx-x16.c
3876 src/f32-vunary/gen/vneg-avx-x16.c
3877 src/f32-vunary/gen/vsqr-avx-x16.c
Marat Dukhan28480592021-07-27 23:52:27 -0700[diff] [blame]3878 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul16-add16.c
3879 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul16-add16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3880 src/qc8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3881 src/qc8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3882 src/qc8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3883 src/qc8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3884 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul16-add16.c
3885 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul16-add16.c
Marat Dukhancd4089f2021-12-14 23:53:33 -0800[diff] [blame]3886 src/qs8-f32-vcvt/gen/vcvt-avx-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3887 src/qs8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3888 src/qs8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3889 src/qs8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3890 src/qs8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3891 src/qs8-vadd/gen/minmax-avx-mul32-ld32-x8.c
3892 src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3893 src/qs8-vmul/gen/minmax-fp32-avx-mul16-ld64-x16.c
3894 src/qs8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3895 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c
3896 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c
Marat Dukhancd4089f2021-12-14 23:53:33 -0800[diff] [blame]3897 src/qu8-f32-vcvt/gen/vcvt-avx-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3898 src/qu8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3899 src/qu8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3900 src/qu8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
3901 src/qu8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
3902 src/qu8-vadd/gen/minmax-avx-mul32-ld32-x8.c
Marat Dukhan0853b8a2021-08-03 01:01:53 -0700[diff] [blame]3903 src/qu8-vaddc/gen/minmax-avx-mul32-ld32-x8.c
3904 src/qu8-vmul/gen/minmax-fp32-avx-mul16-ld64-x16.c
Marat Dukhan98e054b2021-09-13 09:43:50 -0700[diff] [blame]3905 src/qu8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x16.c
3906 src/x8-lut/gen/lut-avx-x64.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]3907
3908SET(ALL_AVX_MICROKERNEL_SRCS
Marat Dukhan1227adb2021-10-16 17:33:51 -0700[diff] [blame]3909 src/f16-f32-vcvt/gen/vcvt-avx-int16-x8.c
3910 src/f16-f32-vcvt/gen/vcvt-avx-int16-x16.c
3911 src/f16-f32-vcvt/gen/vcvt-avx-int16-x24.c
3912 src/f16-f32-vcvt/gen/vcvt-avx-int16-x32.c
3913 src/f16-f32-vcvt/gen/vcvt-avx-int32-x8.c
3914 src/f16-f32-vcvt/gen/vcvt-avx-int32-x16.c
3915 src/f16-f32-vcvt/gen/vcvt-avx-int32-x24.c
3916 src/f16-f32-vcvt/gen/vcvt-avx-int32-x32.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]3917 src/f32-dwconv/gen/up8x3-minmax-avx-acc2.c
3918 src/f32-dwconv/gen/up8x3-minmax-avx.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3919 src/f32-dwconv/gen/up8x4-minmax-avx-acc2.c
3920 src/f32-dwconv/gen/up8x4-minmax-avx.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3921 src/f32-dwconv/gen/up8x9-minmax-avx-acc2.c
3922 src/f32-dwconv/gen/up8x9-minmax-avx.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3923 src/f32-dwconv/gen/up8x25-minmax-avx-acc2.c
3924 src/f32-dwconv/gen/up8x25-minmax-avx.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]3925 src/f32-dwconv/gen/up16x3-minmax-avx-acc2.c
3926 src/f32-dwconv/gen/up16x3-minmax-avx.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3927 src/f32-dwconv/gen/up16x4-minmax-avx-acc2.c
3928 src/f32-dwconv/gen/up16x4-minmax-avx.c
3929 src/f32-dwconv/gen/up16x9-minmax-avx-acc2.c
3930 src/f32-dwconv/gen/up16x9-minmax-avx.c
3931 src/f32-dwconv/gen/up16x25-minmax-avx-acc2.c
3932 src/f32-dwconv/gen/up16x25-minmax-avx.c
Marat Dukhaneb844232021-11-08 23:07:53 -0800[diff] [blame]3933 src/f32-f16-vcvt/gen/vcvt-avx-x8.c
3934 src/f32-f16-vcvt/gen/vcvt-avx-x16.c
3935 src/f32-f16-vcvt/gen/vcvt-avx-x24.c
3936 src/f32-f16-vcvt/gen/vcvt-avx-x32.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3937 src/f32-gemm/gen-inc/1x8inc-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3938 src/f32-gemm/gen-inc/1x16inc-minmax-avx-broadcast.c
3939 src/f32-gemm/gen-inc/3x16inc-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3940 src/f32-gemm/gen-inc/4x8inc-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3941 src/f32-gemm/gen-inc/4x16inc-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3942 src/f32-gemm/gen-inc/5x8inc-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3943 src/f32-gemm/gen-inc/5x16inc-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3944 src/f32-gemm/gen-inc/6x8inc-minmax-avx-broadcast.c
3945 src/f32-gemm/gen-inc/7x8inc-minmax-avx-broadcast.c
3946 src/f32-gemm/gen/1x8-minmax-avx-broadcast.c
3947 src/f32-gemm/gen/1x16-minmax-avx-broadcast.c
3948 src/f32-gemm/gen/3x16-minmax-avx-broadcast.c
3949 src/f32-gemm/gen/4x8-minmax-avx-broadcast.c
3950 src/f32-gemm/gen/4x16-minmax-avx-broadcast.c
3951 src/f32-gemm/gen/5x8-minmax-avx-broadcast.c
3952 src/f32-gemm/gen/5x16-minmax-avx-broadcast.c
3953 src/f32-gemm/gen/6x8-minmax-avx-broadcast.c
3954 src/f32-gemm/gen/7x8-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3955 src/f32-igemm/gen/1x8-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3956 src/f32-igemm/gen/1x16-minmax-avx-broadcast.c
3957 src/f32-igemm/gen/3x16-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3958 src/f32-igemm/gen/4x8-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3959 src/f32-igemm/gen/4x16-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3960 src/f32-igemm/gen/5x8-minmax-avx-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]3961 src/f32-igemm/gen/5x16-minmax-avx-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]3962 src/f32-igemm/gen/6x8-minmax-avx-broadcast.c
3963 src/f32-igemm/gen/7x8-minmax-avx-broadcast.c
Marat Dukhan90eca0a2020-03-11 00:52:23 -0700[diff] [blame]3964 src/f32-prelu/gen/avx-2x8.c
3965 src/f32-prelu/gen/avx-2x16.c
Marat Dukhanb91432c2021-12-14 16:52:09 -0800[diff] [blame]3966 src/f32-qs8-vcvt/gen/vcvt-avx-x8.c
3967 src/f32-qs8-vcvt/gen/vcvt-avx-x16.c
3968 src/f32-qs8-vcvt/gen/vcvt-avx-x24.c
3969 src/f32-qs8-vcvt/gen/vcvt-avx-x32.c
3970 src/f32-qu8-vcvt/gen/vcvt-avx-x8.c
3971 src/f32-qu8-vcvt/gen/vcvt-avx-x16.c
3972 src/f32-qu8-vcvt/gen/vcvt-avx-x24.c
3973 src/f32-qu8-vcvt/gen/vcvt-avx-x32.c
Marat Dukhana5977df2019-10-30 22:02:15 -0700[diff] [blame]3974 src/f32-rmax/avx.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]3975 src/f32-vbinary/gen/vadd-minmax-avx-x8.c
3976 src/f32-vbinary/gen/vadd-minmax-avx-x16.c
3977 src/f32-vbinary/gen/vaddc-minmax-avx-x8.c
3978 src/f32-vbinary/gen/vaddc-minmax-avx-x16.c
3979 src/f32-vbinary/gen/vdiv-minmax-avx-x8.c
3980 src/f32-vbinary/gen/vdiv-minmax-avx-x16.c
3981 src/f32-vbinary/gen/vdivc-minmax-avx-x8.c
3982 src/f32-vbinary/gen/vdivc-minmax-avx-x16.c
Marat Dukhan9a88efe2019-12-10 15:54:24 -0800[diff] [blame]3983 src/f32-vbinary/gen/vmax-avx-x8.c
3984 src/f32-vbinary/gen/vmax-avx-x16.c
3985 src/f32-vbinary/gen/vmaxc-avx-x8.c
3986 src/f32-vbinary/gen/vmaxc-avx-x16.c
3987 src/f32-vbinary/gen/vmin-avx-x8.c
3988 src/f32-vbinary/gen/vmin-avx-x16.c
3989 src/f32-vbinary/gen/vminc-avx-x8.c
3990 src/f32-vbinary/gen/vminc-avx-x16.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]3991 src/f32-vbinary/gen/vmul-minmax-avx-x8.c
3992 src/f32-vbinary/gen/vmul-minmax-avx-x16.c
3993 src/f32-vbinary/gen/vmulc-minmax-avx-x8.c
3994 src/f32-vbinary/gen/vmulc-minmax-avx-x16.c
3995 src/f32-vbinary/gen/vrdivc-minmax-avx-x8.c
3996 src/f32-vbinary/gen/vrdivc-minmax-avx-x16.c
3997 src/f32-vbinary/gen/vrsubc-minmax-avx-x8.c
3998 src/f32-vbinary/gen/vrsubc-minmax-avx-x16.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]3999 src/f32-vbinary/gen/vsqrdiff-avx-x8.c
4000 src/f32-vbinary/gen/vsqrdiff-avx-x16.c
4001 src/f32-vbinary/gen/vsqrdiffc-avx-x8.c
4002 src/f32-vbinary/gen/vsqrdiffc-avx-x16.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]4003 src/f32-vbinary/gen/vsub-minmax-avx-x8.c
4004 src/f32-vbinary/gen/vsub-minmax-avx-x16.c
4005 src/f32-vbinary/gen/vsubc-minmax-avx-x8.c
4006 src/f32-vbinary/gen/vsubc-minmax-avx-x16.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]4007 src/f32-vclamp/gen/vclamp-avx-x8.c
4008 src/f32-vclamp/gen/vclamp-avx-x16.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]4009 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x8.c
4010 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x16.c
4011 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x24.c
4012 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x32.c
4013 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x40.c
4014 src/f32-velu/gen/velu-avx-rr2-lut4-p4-perm-x48.c
4015 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x8.c
4016 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x16.c
4017 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x24.c
4018 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x32.c
4019 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x40.c
4020 src/f32-velu/gen/velu-avx-rr2-lut16-p3-x48.c
4021 src/f32-velu/gen/velu-avx-rr2-p6-x8.c
4022 src/f32-velu/gen/velu-avx-rr2-p6-x16.c
4023 src/f32-velu/gen/velu-avx-rr2-p6-x24.c
4024 src/f32-velu/gen/velu-avx-rr2-p6-x32.c
4025 src/f32-velu/gen/velu-avx-rr2-p6-x40.c
4026 src/f32-velu/gen/velu-avx-rr2-p6-x48.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]4027 src/f32-vhswish/gen/vhswish-avx-x8.c
4028 src/f32-vhswish/gen/vhswish-avx-x16.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4029 src/f32-vlrelu/gen/vlrelu-avx-x8.c
4030 src/f32-vlrelu/gen/vlrelu-avx-x16.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]4031 src/f32-vrnd/gen/vrndd-avx-x8.c
4032 src/f32-vrnd/gen/vrndd-avx-x16.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4033 src/f32-vrnd/gen/vrndne-avx-x8.c
4034 src/f32-vrnd/gen/vrndne-avx-x16.c
4035 src/f32-vrnd/gen/vrndu-avx-x8.c
4036 src/f32-vrnd/gen/vrndu-avx-x16.c
4037 src/f32-vrnd/gen/vrndz-avx-x8.c
4038 src/f32-vrnd/gen/vrndz-avx-x16.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]4039 src/f32-vscale/avx-x32.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]4040 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x8.c
4041 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x16.c
4042 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x24.c
4043 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x32.c
4044 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x40.c
4045 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x48.c
4046 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x56.c
4047 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x64.c
4048 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x72.c
4049 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-div-x80.c
4050 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x8.c
4051 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x16.c
4052 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x24.c
4053 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x32.c
4054 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x40.c
4055 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x48.c
4056 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x56.c
4057 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x64.c
4058 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x72.c
4059 src/f32-vsigmoid/gen/vsigmoid-avx-rr2-p5-nr2-x80.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]4060 src/f32-vsqrt/gen/avx-sqrt-x8.c
4061 src/f32-vsqrt/gen/avx-sqrt-x16.c
Marat Dukhan2b9efd82020-06-08 01:09:31 -0700[diff] [blame]4062 src/f32-vunary/gen/vabs-avx-x8.c
4063 src/f32-vunary/gen/vabs-avx-x16.c
4064 src/f32-vunary/gen/vneg-avx-x8.c
4065 src/f32-vunary/gen/vneg-avx-x16.c
4066 src/f32-vunary/gen/vsqr-avx-x8.c
Marat Dukhand08abcb2020-09-21 00:26:25 -0700[diff] [blame]4067 src/f32-vunary/gen/vsqr-avx-x16.c
Frank Barchard4a352042021-04-13 15:52:08 -0700[diff] [blame]4068 src/math/exp-avx-rr2-p5.c
4069 src/math/expm1minus-avx-rr2-lut4-p4-perm.c
4070 src/math/expm1minus-avx-rr2-lut16-p3.c
4071 src/math/expm1minus-avx-rr2-p6.c
4072 src/math/sigmoid-avx-rr2-lut64-p2-div.c
4073 src/math/sigmoid-avx-rr2-p5-div.c
4074 src/math/sigmoid-avx-rr2-p5-nr1.c
4075 src/math/sigmoid-avx-rr2-p5-nr2.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4076 src/qc8-dwconv/gen/up8x9-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4077 src/qc8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4078 src/qc8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4079 src/qc8-dwconv/gen/up8x25-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4080 src/qc8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4081 src/qc8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4082 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4083 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4084 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4085 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4086 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4087 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c
4088 src/qc8-dwconv/gen/up24x9-minmax-fp32-avx-mul16.c
4089 src/qc8-dwconv/gen/up24x9-minmax-fp32-avx-mul32.c
4090 src/qc8-dwconv/gen/up24x25-minmax-fp32-avx-mul16.c
4091 src/qc8-dwconv/gen/up24x25-minmax-fp32-avx-mul32.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4092 src/qc8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4093 src/qc8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4094 src/qc8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4095 src/qc8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4096 src/qc8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4097 src/qc8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4098 src/qc8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4099 src/qc8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4100 src/qc8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4101 src/qc8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4102 src/qc8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4103 src/qc8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4104 src/qc8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4105 src/qc8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4106 src/qc8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4107 src/qc8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4108 src/qc8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4109 src/qc8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4110 src/qc8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4111 src/qc8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4112 src/qc8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4113 src/qc8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4114 src/qc8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4115 src/qc8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4116 src/qc8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4117 src/qc8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4118 src/qc8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4119 src/qc8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4120 src/qs8-dwconv/gen/up8x9-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4121 src/qs8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c
Marat Dukhancaf48312021-06-01 20:20:58 -0700[diff] [blame]4122 src/qs8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4123 src/qs8-dwconv/gen/up8x25-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4124 src/qs8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4125 src/qs8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4126 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4127 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4128 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4129 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul16-add16.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4130 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4131 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4132 src/qs8-dwconv/gen/up24x9-minmax-fp32-avx-mul16.c
4133 src/qs8-dwconv/gen/up24x9-minmax-fp32-avx-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4134 src/qs8-dwconv/gen/up24x25-minmax-fp32-avx-mul16.c
4135 src/qs8-dwconv/gen/up24x25-minmax-fp32-avx-mul32.c
Marat Dukhancd4089f2021-12-14 23:53:33 -0800[diff] [blame]4136 src/qs8-f32-vcvt/gen/vcvt-avx-x8.c
4137 src/qs8-f32-vcvt/gen/vcvt-avx-x16.c
4138 src/qs8-f32-vcvt/gen/vcvt-avx-x24.c
4139 src/qs8-f32-vcvt/gen/vcvt-avx-x32.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4140 src/qs8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4141 src/qs8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4142 src/qs8-gemm/gen/1x4c2-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4143 src/qs8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4144 src/qs8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4145 src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4146 src/qs8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4147 src/qs8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4148 src/qs8-gemm/gen/2x4c2-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4149 src/qs8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4150 src/qs8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4151 src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4152 src/qs8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4153 src/qs8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4154 src/qs8-gemm/gen/3x4c2-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4155 src/qs8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4156 src/qs8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4157 src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4158 src/qs8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4159 src/qs8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4160 src/qs8-gemm/gen/4x4c2-xw-minmax-fp32-avx.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4161 src/qs8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4162 src/qs8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4163 src/qs8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4164 src/qs8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4165 src/qs8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4166 src/qs8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4167 src/qs8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4168 src/qs8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4169 src/qs8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4170 src/qs8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4171 src/qs8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4172 src/qs8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4173 src/qs8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4174 src/qs8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c
Marat Dukhane9c4b962021-04-02 16:56:55 -0700[diff] [blame]4175 src/qs8-vadd/gen/minmax-avx-mul16-ld64-x8.c
4176 src/qs8-vadd/gen/minmax-avx-mul16-ld64-x16.c
4177 src/qs8-vadd/gen/minmax-avx-mul16-ld64-x24.c
4178 src/qs8-vadd/gen/minmax-avx-mul16-ld64-x32.c
4179 src/qs8-vadd/gen/minmax-avx-mul32-ld32-x8.c
4180 src/qs8-vadd/gen/minmax-avx-mul32-ld32-x16.c
4181 src/qs8-vadd/gen/minmax-avx-mul32-ld32-x24.c
4182 src/qs8-vadd/gen/minmax-avx-mul32-ld32-x32.c
4183 src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x8.c
4184 src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x16.c
4185 src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x24.c
4186 src/qs8-vaddc/gen/minmax-avx-mul16-ld64-x32.c
4187 src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x8.c
4188 src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x16.c
4189 src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x24.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]4190 src/qs8-vaddc/gen/minmax-avx-mul32-ld32-x32.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]4191 src/qs8-vmul/gen/minmax-fp32-avx-mul16-ld64-x8.c
4192 src/qs8-vmul/gen/minmax-fp32-avx-mul16-ld64-x16.c
4193 src/qs8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x8.c
4194 src/qs8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x16.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]4195 src/qu8-dwconv/gen/up8x9-minmax-fp32-avx-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]4196 src/qu8-dwconv/gen/up8x9-minmax-fp32-avx-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]4197 src/qu8-dwconv/gen/up8x25-minmax-fp32-avx-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]4198 src/qu8-dwconv/gen/up8x25-minmax-fp32-avx-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]4199 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]4200 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx-mul32.c
Marat Dukhanf0f28812021-07-08 22:34:20 -0700[diff] [blame]4201 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx-mul16.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]4202 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx-mul32.c
Marat Dukhancd4089f2021-12-14 23:53:33 -0800[diff] [blame]4203 src/qu8-f32-vcvt/gen/vcvt-avx-x8.c
4204 src/qu8-f32-vcvt/gen/vcvt-avx-x16.c
4205 src/qu8-f32-vcvt/gen/vcvt-avx-x24.c
4206 src/qu8-f32-vcvt/gen/vcvt-avx-x32.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]4207 src/qu8-gemm/gen/1x4c2-minmax-fp32-avx-ld64.c
4208 src/qu8-gemm/gen/1x4c2-minmax-fp32-avx-ld128.c
4209 src/qu8-gemm/gen/1x4c8-minmax-fp32-avx-ld64.c
4210 src/qu8-gemm/gen/1x4c8-minmax-fp32-avx-ld128.c
4211 src/qu8-gemm/gen/2x4c2-minmax-fp32-avx-ld64.c
4212 src/qu8-gemm/gen/2x4c2-minmax-fp32-avx-ld128.c
4213 src/qu8-gemm/gen/2x4c8-minmax-fp32-avx-ld64.c
4214 src/qu8-gemm/gen/2x4c8-minmax-fp32-avx-ld128.c
4215 src/qu8-gemm/gen/3x4c2-minmax-fp32-avx-ld64.c
4216 src/qu8-gemm/gen/3x4c2-minmax-fp32-avx-ld128.c
4217 src/qu8-gemm/gen/3x4c8-minmax-fp32-avx-ld64.c
4218 src/qu8-gemm/gen/3x4c8-minmax-fp32-avx-ld128.c
4219 src/qu8-gemm/gen/4x4c2-minmax-fp32-avx-ld64.c
4220 src/qu8-gemm/gen/4x4c2-minmax-fp32-avx-ld128.c
4221 src/qu8-igemm/gen/1x4c2-minmax-fp32-avx-ld64.c
4222 src/qu8-igemm/gen/1x4c2-minmax-fp32-avx-ld128.c
4223 src/qu8-igemm/gen/1x4c8-minmax-fp32-avx-ld64.c
4224 src/qu8-igemm/gen/1x4c8-minmax-fp32-avx-ld128.c
4225 src/qu8-igemm/gen/2x4c2-minmax-fp32-avx-ld64.c
4226 src/qu8-igemm/gen/2x4c2-minmax-fp32-avx-ld128.c
4227 src/qu8-igemm/gen/2x4c8-minmax-fp32-avx-ld64.c
4228 src/qu8-igemm/gen/2x4c8-minmax-fp32-avx-ld128.c
4229 src/qu8-igemm/gen/3x4c2-minmax-fp32-avx-ld64.c
4230 src/qu8-igemm/gen/3x4c2-minmax-fp32-avx-ld128.c
4231 src/qu8-igemm/gen/3x4c8-minmax-fp32-avx-ld64.c
4232 src/qu8-igemm/gen/3x4c8-minmax-fp32-avx-ld128.c
4233 src/qu8-igemm/gen/4x4c2-minmax-fp32-avx-ld64.c
Marat Dukhan3eac69c2021-07-21 01:42:29 -0700[diff] [blame]4234 src/qu8-igemm/gen/4x4c2-minmax-fp32-avx-ld128.c
4235 src/qu8-vadd/gen/minmax-avx-mul16-ld64-x8.c
4236 src/qu8-vadd/gen/minmax-avx-mul16-ld64-x16.c
4237 src/qu8-vadd/gen/minmax-avx-mul32-ld32-x8.c
4238 src/qu8-vadd/gen/minmax-avx-mul32-ld32-x16.c
4239 src/qu8-vaddc/gen/minmax-avx-mul16-ld64-x8.c
4240 src/qu8-vaddc/gen/minmax-avx-mul16-ld64-x16.c
4241 src/qu8-vaddc/gen/minmax-avx-mul32-ld32-x8.c
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]4242 src/qu8-vaddc/gen/minmax-avx-mul32-ld32-x16.c
4243 src/qu8-vmul/gen/minmax-fp32-avx-mul16-ld64-x8.c
4244 src/qu8-vmul/gen/minmax-fp32-avx-mul16-ld64-x16.c
4245 src/qu8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x8.c
Marat Dukhan7c478e32021-09-10 09:48:13 -0700[diff] [blame]4246 src/qu8-vmulc/gen/minmax-fp32-avx-mul16-ld64-x16.c
4247 src/x8-lut/gen/lut-avx-x16.c
4248 src/x8-lut/gen/lut-avx-x32.c
4249 src/x8-lut/gen/lut-avx-x48.c
4250 src/x8-lut/gen/lut-avx-x64.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]4251
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]4252SET(PROD_F16C_MICROKERNEL_SRCS
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]4253 src/f16-f32-vcvt/gen/vcvt-f16c-x16.c
4254 src/f32-f16-vcvt/gen/vcvt-f16c-x16.c)
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]4255
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]4256SET(ALL_F16C_MICROKERNEL_SRCS
4257 src/f16-f32-vcvt/gen/vcvt-f16c-x8.c
Marat Dukhan3ed866b2021-09-29 08:23:33 -0700[diff] [blame]4258 src/f16-f32-vcvt/gen/vcvt-f16c-x16.c
Marat Dukhand77f77d2021-10-24 15:39:59 -0700[diff] [blame]4259 src/f32-f16-vcvt/gen/vcvt-f16c-x8.c
4260 src/f32-f16-vcvt/gen/vcvt-f16c-x16.c
Marat Dukhan582e1842021-10-25 17:18:36 -0700[diff] [blame]4261 src/math/cvt-f16-f32-f16c.c
4262 src/math/cvt-f32-f16-f16c.c)
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]4263
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4264SET(PROD_XOP_MICROKERNEL_SRCS
Marat Dukhan28480592021-07-27 23:52:27 -0700[diff] [blame]4265 src/qc8-dwconv/gen/up16x9-minmax-fp32-xop-mul16-add16.c
4266 src/qc8-dwconv/gen/up16x25-minmax-fp32-xop-mul16-add16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4267 src/qc8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4268 src/qc8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4269 src/qc8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4270 src/qc8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4271 src/qs8-dwconv/gen/up16x9-minmax-fp32-xop-mul16-add16.c
4272 src/qs8-dwconv/gen/up16x25-minmax-fp32-xop-mul16-add16.c
4273 src/qs8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4274 src/qs8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4275 src/qs8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4276 src/qs8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4277 src/qs8-vadd/gen/minmax-xop-mul32-ld32-x8.c
4278 src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x8.c
4279 src/qu8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c
4280 src/qu8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c
4281 src/qu8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4282 src/qu8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4283 src/qu8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4284 src/qu8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4285 src/qu8-vadd/gen/minmax-xop-mul32-ld32-x8.c
4286 src/qu8-vaddc/gen/minmax-xop-mul32-ld32-x8.c)
4287
4288SET(ALL_XOP_MICROKERNEL_SRCS
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4289 src/qc8-dwconv/gen/up8x9-minmax-fp32-xop-mul16-add16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4290 src/qc8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4291 src/qc8-dwconv/gen/up8x25-minmax-fp32-xop-mul16-add16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4292 src/qc8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4293 src/qc8-dwconv/gen/up16x9-minmax-fp32-xop-mul16-add16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4294 src/qc8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4295 src/qc8-dwconv/gen/up16x25-minmax-fp32-xop-mul16-add16.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]4296 src/qc8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c
4297 src/qc8-dwconv/gen/up24x9-minmax-fp32-xop-mul32.c
4298 src/qc8-dwconv/gen/up24x25-minmax-fp32-xop-mul32.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4299 src/qc8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4300 src/qc8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4301 src/qc8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4302 src/qc8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4303 src/qc8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4304 src/qc8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4305 src/qc8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4306 src/qc8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4307 src/qc8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4308 src/qc8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4309 src/qc8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4310 src/qc8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4311 src/qc8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4312 src/qc8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4313 src/qc8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4314 src/qc8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4315 src/qc8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4316 src/qc8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4317 src/qc8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4318 src/qc8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4319 src/qc8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4320 src/qc8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4321 src/qc8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4322 src/qc8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4323 src/qc8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4324 src/qc8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanfc188ed2021-06-03 12:21:22 -0700[diff] [blame]4325 src/qc8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4326 src/qc8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4327 src/qs8-dwconv/gen/up8x9-minmax-fp32-xop-mul16-add16.c
Marat Dukhancaf48312021-06-01 20:20:58 -0700[diff] [blame]4328 src/qs8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4329 src/qs8-dwconv/gen/up8x25-minmax-fp32-xop-mul16-add16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4330 src/qs8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4331 src/qs8-dwconv/gen/up16x9-minmax-fp32-xop-mul16-add16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4332 src/qs8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c
Marat Dukhan09668562021-07-26 16:52:20 -0700[diff] [blame]4333 src/qs8-dwconv/gen/up16x25-minmax-fp32-xop-mul16-add16.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4334 src/qs8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4335 src/qs8-dwconv/gen/up24x9-minmax-fp32-xop-mul32.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4336 src/qs8-dwconv/gen/up24x25-minmax-fp32-xop-mul32.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4337 src/qs8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4338 src/qs8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4339 src/qs8-gemm/gen/1x4c2-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4340 src/qs8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4341 src/qs8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4342 src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4343 src/qs8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4344 src/qs8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4345 src/qs8-gemm/gen/2x4c2-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4346 src/qs8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4347 src/qs8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4348 src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4349 src/qs8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4350 src/qs8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4351 src/qs8-gemm/gen/3x4c2-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4352 src/qs8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4353 src/qs8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4354 src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4355 src/qs8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4356 src/qs8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c
Marat Dukhan0ff79892021-08-06 16:05:06 -0700[diff] [blame]4357 src/qs8-gemm/gen/4x4c2-xw-minmax-fp32-xop.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4358 src/qs8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4359 src/qs8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4360 src/qs8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4361 src/qs8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4362 src/qs8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4363 src/qs8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4364 src/qs8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4365 src/qs8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4366 src/qs8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4367 src/qs8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4368 src/qs8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4369 src/qs8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c
Marat Dukhanc46e6712021-06-01 19:00:16 -0700[diff] [blame]4370 src/qs8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]4371 src/qs8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c
Marat Dukhanbb9225e2020-09-06 22:40:56 -0700[diff] [blame]4372 src/qs8-vadd/gen/minmax-xop-mul32-ld32-x8.c
4373 src/qs8-vadd/gen/minmax-xop-mul32-ld32-x16.c
4374 src/qs8-vadd/gen/minmax-xop-mul32-ld32-x24.c
4375 src/qs8-vadd/gen/minmax-xop-mul32-ld32-x32.c
4376 src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x8.c
4377 src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x16.c
4378 src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x24.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]4379 src/qs8-vaddc/gen/minmax-xop-mul32-ld32-x32.c
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]4380 src/qu8-dwconv/gen/up8x9-minmax-fp32-xop-mul32.c
4381 src/qu8-dwconv/gen/up8x25-minmax-fp32-xop-mul32.c
4382 src/qu8-dwconv/gen/up16x9-minmax-fp32-xop-mul32.c
4383 src/qu8-dwconv/gen/up16x25-minmax-fp32-xop-mul32.c
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]4384 src/qu8-gemm/gen/1x4c2-minmax-fp32-xop-ld64.c
4385 src/qu8-gemm/gen/1x4c2-minmax-fp32-xop-ld128.c
4386 src/qu8-gemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4387 src/qu8-gemm/gen/1x4c8-minmax-fp32-xop-ld128.c
4388 src/qu8-gemm/gen/2x4c2-minmax-fp32-xop-ld64.c
4389 src/qu8-gemm/gen/2x4c2-minmax-fp32-xop-ld128.c
4390 src/qu8-gemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4391 src/qu8-gemm/gen/2x4c8-minmax-fp32-xop-ld128.c
4392 src/qu8-gemm/gen/3x4c2-minmax-fp32-xop-ld64.c
4393 src/qu8-gemm/gen/3x4c2-minmax-fp32-xop-ld128.c
4394 src/qu8-gemm/gen/3x4c8-minmax-fp32-xop-ld64.c
4395 src/qu8-gemm/gen/3x4c8-minmax-fp32-xop-ld128.c
4396 src/qu8-gemm/gen/4x4c2-minmax-fp32-xop-ld64.c
4397 src/qu8-gemm/gen/4x4c2-minmax-fp32-xop-ld128.c
4398 src/qu8-igemm/gen/1x4c2-minmax-fp32-xop-ld64.c
4399 src/qu8-igemm/gen/1x4c2-minmax-fp32-xop-ld128.c
4400 src/qu8-igemm/gen/1x4c8-minmax-fp32-xop-ld64.c
4401 src/qu8-igemm/gen/1x4c8-minmax-fp32-xop-ld128.c
4402 src/qu8-igemm/gen/2x4c2-minmax-fp32-xop-ld64.c
4403 src/qu8-igemm/gen/2x4c2-minmax-fp32-xop-ld128.c
4404 src/qu8-igemm/gen/2x4c8-minmax-fp32-xop-ld64.c
4405 src/qu8-igemm/gen/2x4c8-minmax-fp32-xop-ld128.c
4406 src/qu8-igemm/gen/3x4c2-minmax-fp32-xop-ld64.c
4407 src/qu8-igemm/gen/3x4c2-minmax-fp32-xop-ld128.c
4408 src/qu8-igemm/gen/3x4c8-minmax-fp32-xop-ld64.c
4409 src/qu8-igemm/gen/3x4c8-minmax-fp32-xop-ld128.c
4410 src/qu8-igemm/gen/4x4c2-minmax-fp32-xop-ld64.c
Marat Dukhan3eac69c2021-07-21 01:42:29 -0700[diff] [blame]4411 src/qu8-igemm/gen/4x4c2-minmax-fp32-xop-ld128.c
4412 src/qu8-vadd/gen/minmax-xop-mul32-ld32-x8.c
4413 src/qu8-vadd/gen/minmax-xop-mul32-ld32-x16.c
4414 src/qu8-vaddc/gen/minmax-xop-mul32-ld32-x8.c
4415 src/qu8-vaddc/gen/minmax-xop-mul32-ld32-x16.c)
Marat Dukhan1566fee2020-08-02 21:55:41 -0700[diff] [blame]4416
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4417SET(PROD_FMA3_MICROKERNEL_SRCS
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4418 src/f32-dwconv/gen/up8x25-minmax-fma3.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4419 src/f32-dwconv/gen/up16x3-minmax-fma3.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4420 src/f32-dwconv/gen/up16x4-minmax-fma3.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4421 src/f32-dwconv/gen/up16x9-minmax-fma3.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4422 src/f32-gemm/gen/1x16-minmax-fma3-broadcast.c
4423 src/f32-gemm/gen/1x16s4-minmax-fma3-broadcast.c
4424 src/f32-gemm/gen/4x16s4-minmax-fma3-broadcast.c
4425 src/f32-gemm/gen/5x16-minmax-fma3-broadcast.c
4426 src/f32-igemm/gen/1x16-minmax-fma3-broadcast.c
4427 src/f32-igemm/gen/1x16s4-minmax-fma3-broadcast.c
4428 src/f32-igemm/gen/4x16s4-minmax-fma3-broadcast.c
4429 src/f32-igemm/gen/5x16-minmax-fma3-broadcast.c
4430 src/f32-vhswish/gen/vhswish-fma3-x16.c)
4431
4432SET(ALL_FMA3_MICROKERNEL_SRCS
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4433 src/f32-dwconv/gen/up8x3-minmax-fma3-acc2.c
4434 src/f32-dwconv/gen/up8x3-minmax-fma3.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4435 src/f32-dwconv/gen/up8x4-minmax-fma3-acc2.c
4436 src/f32-dwconv/gen/up8x4-minmax-fma3.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4437 src/f32-dwconv/gen/up8x9-minmax-fma3-acc2.c
4438 src/f32-dwconv/gen/up8x9-minmax-fma3.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4439 src/f32-dwconv/gen/up8x25-minmax-fma3-acc2.c
4440 src/f32-dwconv/gen/up8x25-minmax-fma3.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4441 src/f32-dwconv/gen/up16x3-minmax-fma3-acc2.c
4442 src/f32-dwconv/gen/up16x3-minmax-fma3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4443 src/f32-dwconv/gen/up16x4-minmax-fma3-acc2.c
4444 src/f32-dwconv/gen/up16x4-minmax-fma3.c
4445 src/f32-dwconv/gen/up16x9-minmax-fma3-acc2.c
4446 src/f32-dwconv/gen/up16x9-minmax-fma3.c
4447 src/f32-dwconv/gen/up16x25-minmax-fma3-acc2.c
4448 src/f32-dwconv/gen/up16x25-minmax-fma3.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4449 src/f32-gemm/gen-inc/1x8inc-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4450 src/f32-gemm/gen-inc/1x16inc-minmax-fma3-broadcast.c
4451 src/f32-gemm/gen-inc/1x16s4inc-minmax-fma3-broadcast.c
4452 src/f32-gemm/gen-inc/3x16inc-minmax-fma3-broadcast.c
4453 src/f32-gemm/gen-inc/3x16s4inc-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4454 src/f32-gemm/gen-inc/4x8inc-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4455 src/f32-gemm/gen-inc/4x16inc-minmax-fma3-broadcast.c
4456 src/f32-gemm/gen-inc/4x16s4inc-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4457 src/f32-gemm/gen-inc/5x8inc-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4458 src/f32-gemm/gen-inc/5x16inc-minmax-fma3-broadcast.c
4459 src/f32-gemm/gen-inc/5x16s4inc-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4460 src/f32-gemm/gen-inc/6x8inc-minmax-fma3-broadcast.c
4461 src/f32-gemm/gen-inc/7x8inc-minmax-fma3-broadcast.c
4462 src/f32-gemm/gen-inc/8x8inc-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4463 src/f32-gemm/gen/1x8-minmax-fma3-broadcast.c
4464 src/f32-gemm/gen/1x16-minmax-fma3-broadcast.c
4465 src/f32-gemm/gen/1x16s4-minmax-fma3-broadcast.c
4466 src/f32-gemm/gen/3x16-minmax-fma3-broadcast.c
4467 src/f32-gemm/gen/3x16s4-minmax-fma3-broadcast.c
4468 src/f32-gemm/gen/4x8-minmax-fma3-broadcast.c
4469 src/f32-gemm/gen/4x16-minmax-fma3-broadcast.c
4470 src/f32-gemm/gen/4x16s4-minmax-fma3-broadcast.c
4471 src/f32-gemm/gen/5x8-minmax-fma3-broadcast.c
4472 src/f32-gemm/gen/5x16-minmax-fma3-broadcast.c
4473 src/f32-gemm/gen/5x16s4-minmax-fma3-broadcast.c
4474 src/f32-gemm/gen/6x8-minmax-fma3-broadcast.c
4475 src/f32-gemm/gen/7x8-minmax-fma3-broadcast.c
4476 src/f32-gemm/gen/8x8-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4477 src/f32-igemm/gen/1x8-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4478 src/f32-igemm/gen/1x16-minmax-fma3-broadcast.c
4479 src/f32-igemm/gen/1x16s4-minmax-fma3-broadcast.c
4480 src/f32-igemm/gen/3x16-minmax-fma3-broadcast.c
4481 src/f32-igemm/gen/3x16s4-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4482 src/f32-igemm/gen/4x8-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4483 src/f32-igemm/gen/4x16-minmax-fma3-broadcast.c
4484 src/f32-igemm/gen/4x16s4-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4485 src/f32-igemm/gen/5x8-minmax-fma3-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4486 src/f32-igemm/gen/5x16-minmax-fma3-broadcast.c
4487 src/f32-igemm/gen/5x16s4-minmax-fma3-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4488 src/f32-igemm/gen/6x8-minmax-fma3-broadcast.c
4489 src/f32-igemm/gen/7x8-minmax-fma3-broadcast.c
4490 src/f32-igemm/gen/8x8-minmax-fma3-broadcast.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]4491 src/f32-vhswish/gen/vhswish-fma3-x8.c
4492 src/f32-vhswish/gen/vhswish-fma3-x16.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]4493 src/f32-vsqrt/gen/fma3-nr1fma1adj-x8.c
4494 src/f32-vsqrt/gen/fma3-nr1fma1adj-x16.c
4495 src/f32-vsqrt/gen/fma3-nr1fma1adj-x24.c
4496 src/f32-vsqrt/gen/fma3-nr1fma1adj-x32.c
4497 src/f32-vsqrt/gen/fma3-nr1fma1adj-x40.c
4498 src/f32-vsqrt/gen/fma3-nr1fma1adj-x48.c
4499 src/f32-vsqrt/gen/fma3-nr1fma1adj-x56.c
4500 src/f32-vsqrt/gen/fma3-nr1fma1adj-x64.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]4501 src/math/sqrt-fma3-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4502 src/math/sqrt-fma3-nr1fma1adj.c
4503 src/math/sqrt-fma3-nr2fma.c)
Marat Dukhanfda12b82019-11-21 12:27:59 -0800[diff] [blame]4504
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4505SET(PROD_AVX2_MICROKERNEL_SRCS
Marat Dukhan0d399ca2021-12-14 19:25:50 -0800[diff] [blame]4506 src/f32-qs8-vcvt/gen/vcvt-avx2-x64.c
4507 src/f32-qu8-vcvt/gen/vcvt-avx2-x64.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4508 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x56.c
4509 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x40.c
4510 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
4511 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
4512 src/qc8-gemm/gen/1x8c8-minmax-fp32-avx2.c
4513 src/qc8-gemm/gen/3x8c8-minmax-fp32-avx2.c
4514 src/qc8-igemm/gen/1x8c8-minmax-fp32-avx2.c
4515 src/qc8-igemm/gen/3x8c8-minmax-fp32-avx2.c
4516 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
4517 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
Marat Dukhan7b5f7792021-12-15 00:29:39 -0800[diff] [blame]4518 src/qs8-f32-vcvt/gen/vcvt-avx2-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4519 src/qs8-gemm/gen/1x8c8-minmax-fp32-avx2.c
4520 src/qs8-gemm/gen/3x8c8-minmax-fp32-avx2.c
4521 src/qs8-igemm/gen/1x8c8-minmax-fp32-avx2.c
4522 src/qs8-igemm/gen/3x8c8-minmax-fp32-avx2.c
4523 src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x16.c
4524 src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x16.c
4525 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
4526 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
Marat Dukhan7b5f7792021-12-15 00:29:39 -0800[diff] [blame]4527 src/qu8-f32-vcvt/gen/vcvt-avx2-x16.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4528 src/qu8-gemm/gen/1x8c8-minmax-fp32-avx2.c
4529 src/qu8-gemm/gen/3x8c8-minmax-fp32-avx2.c
4530 src/qu8-igemm/gen/1x8c8-minmax-fp32-avx2.c
4531 src/qu8-igemm/gen/3x8c8-minmax-fp32-avx2.c
4532 src/qu8-vadd/gen/minmax-avx2-mul32-ld64-x16.c
Marat Dukhan98e054b2021-09-13 09:43:50 -0700[diff] [blame]4533 src/qu8-vaddc/gen/minmax-avx2-mul32-ld64-x16.c
4534 src/x8-lut/gen/lut-avx2-x128.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4535
4536SET(ALL_AVX2_MICROKERNEL_SRCS
Marat Dukhan0d399ca2021-12-14 19:25:50 -0800[diff] [blame]4537 src/f32-qs8-vcvt/gen/vcvt-avx2-x16.c
4538 src/f32-qs8-vcvt/gen/vcvt-avx2-x32.c
4539 src/f32-qs8-vcvt/gen/vcvt-avx2-x48.c
4540 src/f32-qs8-vcvt/gen/vcvt-avx2-x64.c
4541 src/f32-qu8-vcvt/gen/vcvt-avx2-x16.c
4542 src/f32-qu8-vcvt/gen/vcvt-avx2-x32.c
4543 src/f32-qu8-vcvt/gen/vcvt-avx2-x48.c
4544 src/f32-qu8-vcvt/gen/vcvt-avx2-x64.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4545 src/f32-raddexpminusmax/gen/avx2-p5-x64-acc2.c
4546 src/f32-raddexpminusmax/gen/avx2-p5-x64-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4547 src/f32-raddexpminusmax/gen/avx2-p5-x64.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4548 src/f32-raddexpminusmax/gen/avx2-p5-x72-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4549 src/f32-raddexpminusmax/gen/avx2-p5-x72.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4550 src/f32-raddexpminusmax/gen/avx2-p5-x80-acc2.c
4551 src/f32-raddexpminusmax/gen/avx2-p5-x80-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4552 src/f32-raddexpminusmax/gen/avx2-p5-x80.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4553 src/f32-raddexpminusmax/gen/avx2-p5-x96-acc2.c
4554 src/f32-raddexpminusmax/gen/avx2-p5-x96-acc3.c
4555 src/f32-raddexpminusmax/gen/avx2-p5-x96-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4556 src/f32-raddexpminusmax/gen/avx2-p5-x96.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4557 src/f32-raddextexp/gen/avx2-p5-x64-acc2.c
4558 src/f32-raddextexp/gen/avx2-p5-x64-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4559 src/f32-raddextexp/gen/avx2-p5-x64.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4560 src/f32-raddextexp/gen/avx2-p5-x72-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4561 src/f32-raddextexp/gen/avx2-p5-x72.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4562 src/f32-raddextexp/gen/avx2-p5-x80-acc2.c
4563 src/f32-raddextexp/gen/avx2-p5-x80-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4564 src/f32-raddextexp/gen/avx2-p5-x80.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4565 src/f32-raddextexp/gen/avx2-p5-x96-acc2.c
4566 src/f32-raddextexp/gen/avx2-p5-x96-acc3.c
4567 src/f32-raddextexp/gen/avx2-p5-x96-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4568 src/f32-raddextexp/gen/avx2-p5-x96.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4569 src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc2.c
4570 src/f32-raddstoreexpminusmax/gen/avx2-p5-x64-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4571 src/f32-raddstoreexpminusmax/gen/avx2-p5-x64.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4572 src/f32-raddstoreexpminusmax/gen/avx2-p5-x72-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4573 src/f32-raddstoreexpminusmax/gen/avx2-p5-x72.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4574 src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc2.c
4575 src/f32-raddstoreexpminusmax/gen/avx2-p5-x80-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4576 src/f32-raddstoreexpminusmax/gen/avx2-p5-x80.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4577 src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc2.c
4578 src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc3.c
4579 src/f32-raddstoreexpminusmax/gen/avx2-p5-x96-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4580 src/f32-raddstoreexpminusmax/gen/avx2-p5-x96.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]4581 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x8.c
4582 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x16.c
4583 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x24.c
4584 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x32.c
4585 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x40.c
4586 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x48.c
4587 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x56.c
4588 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x64.c
4589 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x72.c
4590 src/f32-velu/gen/velu-avx2-rr1-lut4-p4-perm-x80.c
4591 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x8.c
4592 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x16.c
4593 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x24.c
4594 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x32.c
4595 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x40.c
4596 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x48.c
4597 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x56.c
4598 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x64.c
4599 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x72.c
4600 src/f32-velu/gen/velu-avx2-rr1-lut8-p4-perm-x80.c
4601 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x8.c
4602 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x16.c
4603 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x24.c
4604 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x32.c
4605 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x40.c
4606 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x48.c
4607 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x56.c
4608 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x64.c
4609 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x72.c
4610 src/f32-velu/gen/velu-avx2-rr1-lut16-p3-gather-x80.c
4611 src/f32-velu/gen/velu-avx2-rr1-p6-x8.c
4612 src/f32-velu/gen/velu-avx2-rr1-p6-x16.c
4613 src/f32-velu/gen/velu-avx2-rr1-p6-x24.c
4614 src/f32-velu/gen/velu-avx2-rr1-p6-x32.c
4615 src/f32-velu/gen/velu-avx2-rr1-p6-x40.c
4616 src/f32-velu/gen/velu-avx2-rr1-p6-x48.c
4617 src/f32-velu/gen/velu-avx2-rr1-p6-x56.c
4618 src/f32-velu/gen/velu-avx2-rr1-p6-x64.c
4619 src/f32-velu/gen/velu-avx2-rr1-p6-x72.c
4620 src/f32-velu/gen/velu-avx2-rr1-p6-x80.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]4621 src/f32-vrelu/gen/vrelu-avx-x8.c
4622 src/f32-vrelu/gen/vrelu-avx-x16.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4623 src/f32-vscaleexpminusmax/gen/avx2-p5-x8.c
4624 src/f32-vscaleexpminusmax/gen/avx2-p5-x16.c
4625 src/f32-vscaleexpminusmax/gen/avx2-p5-x24.c
4626 src/f32-vscaleexpminusmax/gen/avx2-p5-x32.c
4627 src/f32-vscaleexpminusmax/gen/avx2-p5-x40.c
4628 src/f32-vscaleexpminusmax/gen/avx2-p5-x48.c
4629 src/f32-vscaleexpminusmax/gen/avx2-p5-x56.c
4630 src/f32-vscaleexpminusmax/gen/avx2-p5-x64.c
4631 src/f32-vscaleexpminusmax/gen/avx2-p5-x72.c
4632 src/f32-vscaleexpminusmax/gen/avx2-p5-x80.c
4633 src/f32-vscaleexpminusmax/gen/avx2-p5-x88.c
4634 src/f32-vscaleexpminusmax/gen/avx2-p5-x96.c
4635 src/f32-vscaleextexp/gen/avx2-p5-x8.c
4636 src/f32-vscaleextexp/gen/avx2-p5-x16.c
4637 src/f32-vscaleextexp/gen/avx2-p5-x24.c
4638 src/f32-vscaleextexp/gen/avx2-p5-x32.c
4639 src/f32-vscaleextexp/gen/avx2-p5-x40.c
4640 src/f32-vscaleextexp/gen/avx2-p5-x48.c
4641 src/f32-vscaleextexp/gen/avx2-p5-x56.c
4642 src/f32-vscaleextexp/gen/avx2-p5-x64.c
4643 src/f32-vscaleextexp/gen/avx2-p5-x72.c
4644 src/f32-vscaleextexp/gen/avx2-p5-x80.c
4645 src/f32-vscaleextexp/gen/avx2-p5-x88.c
4646 src/f32-vscaleextexp/gen/avx2-p5-x96.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]4647 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x8.c
4648 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x16.c
4649 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x24.c
4650 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x32.c
4651 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x40.c
4652 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x48.c
4653 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x56.c
4654 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x64.c
4655 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x72.c
4656 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-div-x80.c
4657 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x8.c
4658 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x16.c
4659 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x24.c
4660 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x32.c
4661 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x40.c
4662 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x48.c
4663 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x56.c
4664 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x64.c
4665 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x72.c
4666 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr1fma-x80.c
4667 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x8.c
4668 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x16.c
4669 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x24.c
4670 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x32.c
4671 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x40.c
4672 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x48.c
4673 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x56.c
4674 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x64.c
4675 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x72.c
4676 src/f32-vsigmoid/gen/vsigmoid-avx2-rr1-p5-nr2fma-x80.c
Marat Dukhanb7633f22020-11-20 16:34:56 -0800[diff] [blame]4677 src/math/exp-avx2-rr2-lut8-p3-perm.c
4678 src/math/exp-avx2-rr2-lut8-p4-perm.c
4679 src/math/exp-avx2-rr2-p5.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]4680 src/math/expm1minus-avx2-rr1-lut4-p4-perm.c
4681 src/math/expm1minus-avx2-rr1-lut8-p4-perm.c
4682 src/math/expm1minus-avx2-rr1-lut16-p3-gather.c
4683 src/math/expm1minus-avx2-rr1-p6.c
Frank Barcharde7223ee2020-12-04 19:04:01 -0800[diff] [blame]4684 src/math/expminus-avx2-rr2-p5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4685 src/math/extexp-avx2-p5.c
4686 src/math/sigmoid-avx2-rr1-lut64-p2-gather-div.c
4687 src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr1fma.c
4688 src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr2fma.c
4689 src/math/sigmoid-avx2-rr1-lut64-p2-gather-nr2fma1adj.c
4690 src/math/sigmoid-avx2-rr1-p5-div.c
4691 src/math/sigmoid-avx2-rr1-p5-nr1fma.c
4692 src/math/sigmoid-avx2-rr1-p5-nr2fma.c
4693 src/math/sigmoid-avx2-rr2-lut64-p2-gather-div.c
4694 src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr1fma.c
4695 src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr2fma.c
4696 src/math/sigmoid-avx2-rr2-lut64-p2-gather-nr2fma1adj.c
4697 src/math/sigmoid-avx2-rr2-p5-div.c
4698 src/math/sigmoid-avx2-rr2-p5-nr1fma.c
4699 src/math/sigmoid-avx2-rr2-p5-nr2fma.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4700 src/qc8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c
4701 src/qc8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4702 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4703 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-vpmovsx.c
4704 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4705 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4706 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4707 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-vpmovsx.c
4708 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4709 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
4710 src/qc8-dwconv/gen/up24x9-minmax-fp32-avx2-mul32.c
4711 src/qc8-dwconv/gen/up24x25-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4712 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4713 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-vpmovsx.c
4714 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4715 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4716 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4717 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-vpmovsx.c
4718 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4719 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]4720 src/qc8-gemm/gen/1x8c8-minmax-fp32-avx2.c
4721 src/qc8-gemm/gen/1x8c8-xw-minmax-fp32-avx2.c
4722 src/qc8-gemm/gen/2x8c8-minmax-fp32-avx2.c
4723 src/qc8-gemm/gen/2x8c8-xw-minmax-fp32-avx2.c
4724 src/qc8-gemm/gen/3x8c8-minmax-fp32-avx2.c
4725 src/qc8-gemm/gen/3x8c8-xw-minmax-fp32-avx2.c
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]4726 src/qc8-igemm/gen/1x8c8-minmax-fp32-avx2.c
4727 src/qc8-igemm/gen/2x8c8-minmax-fp32-avx2.c
4728 src/qc8-igemm/gen/3x8c8-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4729 src/qs8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4730 src/qs8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4731 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4732 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-vpmovsx.c
4733 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4734 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4735 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4736 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-vpmovsx.c
4737 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4738 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4739 src/qs8-dwconv/gen/up24x9-minmax-fp32-avx2-mul32.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4740 src/qs8-dwconv/gen/up24x25-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4741 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4742 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-vpmovsx.c
4743 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4744 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]4745 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-add16-vpunpck.c
Marat Dukhan881ab022021-07-28 13:49:26 -0700[diff] [blame]4746 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-vpmovsx.c
4747 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul16-vpunpck.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4748 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c
Marat Dukhan7b5f7792021-12-15 00:29:39 -0800[diff] [blame]4749 src/qs8-f32-vcvt/gen/vcvt-avx2-x8.c
4750 src/qs8-f32-vcvt/gen/vcvt-avx2-x16.c
4751 src/qs8-f32-vcvt/gen/vcvt-avx2-x24.c
4752 src/qs8-f32-vcvt/gen/vcvt-avx2-x32.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4753 src/qs8-gemm/gen/1x8c8-minmax-fp32-avx2.c
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]4754 src/qs8-gemm/gen/1x8c8-xw-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4755 src/qs8-gemm/gen/2x8c8-minmax-fp32-avx2.c
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]4756 src/qs8-gemm/gen/2x8c8-xw-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4757 src/qs8-gemm/gen/3x8c8-minmax-fp32-avx2.c
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]4758 src/qs8-gemm/gen/3x8c8-xw-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4759 src/qs8-igemm/gen/1x8c8-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4760 src/qs8-igemm/gen/2x8c8-minmax-fp32-avx2.c
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]4761 src/qs8-igemm/gen/3x8c8-minmax-fp32-avx2.c
Marat Dukhane6dc0b62020-09-08 23:57:14 -0700[diff] [blame]4762 src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x8.c
4763 src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x16.c
4764 src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x24.c
4765 src/qs8-vadd/gen/minmax-avx2-mul32-ld64-x32.c
4766 src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x8.c
4767 src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x16.c
4768 src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x24.c
Marat Dukhan902ef7f2021-07-02 16:11:06 -0700[diff] [blame]4769 src/qs8-vaddc/gen/minmax-avx2-mul32-ld64-x32.c
Marat Dukhan09c312b2021-07-09 00:45:04 -0700[diff] [blame]4770 src/qu8-dwconv/gen/up8x9-minmax-fp32-avx2-mul32.c
4771 src/qu8-dwconv/gen/up8x25-minmax-fp32-avx2-mul32.c
4772 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx2-mul32.c
4773 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx2-mul32.c
4774 src/qu8-dwconv/gen/up32x9-minmax-fp32-avx2-mul32.c
4775 src/qu8-dwconv/gen/up32x25-minmax-fp32-avx2-mul32.c
Marat Dukhan7b5f7792021-12-15 00:29:39 -0800[diff] [blame]4776 src/qu8-f32-vcvt/gen/vcvt-avx2-x8.c
4777 src/qu8-f32-vcvt/gen/vcvt-avx2-x16.c
4778 src/qu8-f32-vcvt/gen/vcvt-avx2-x24.c
4779 src/qu8-f32-vcvt/gen/vcvt-avx2-x32.c
Marat Dukhan902ef7f2021-07-02 16:11:06 -0700[diff] [blame]4780 src/qu8-gemm/gen/1x8c8-minmax-fp32-avx2.c
4781 src/qu8-gemm/gen/2x8c8-minmax-fp32-avx2.c
4782 src/qu8-gemm/gen/3x8c8-minmax-fp32-avx2.c
4783 src/qu8-igemm/gen/1x8c8-minmax-fp32-avx2.c
4784 src/qu8-igemm/gen/2x8c8-minmax-fp32-avx2.c
Marat Dukhan3eac69c2021-07-21 01:42:29 -0700[diff] [blame]4785 src/qu8-igemm/gen/3x8c8-minmax-fp32-avx2.c
4786 src/qu8-vadd/gen/minmax-avx2-mul32-ld64-x8.c
4787 src/qu8-vadd/gen/minmax-avx2-mul32-ld64-x16.c
4788 src/qu8-vaddc/gen/minmax-avx2-mul32-ld64-x8.c
Marat Dukhan7c478e32021-09-10 09:48:13 -0700[diff] [blame]4789 src/qu8-vaddc/gen/minmax-avx2-mul32-ld64-x16.c
4790 src/x8-lut/gen/lut-avx2-x32.c
4791 src/x8-lut/gen/lut-avx2-x64.c
4792 src/x8-lut/gen/lut-avx2-x96.c
4793 src/x8-lut/gen/lut-avx2-x128.c)
Marat Dukhan6adff4e2019-10-14 18:32:07 -0700[diff] [blame]4794
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4795SET(PROD_AVX512F_MICROKERNEL_SRCS
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4796 src/f32-dwconv/gen/up16x3-minmax-avx512f.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]4797 src/f32-dwconv/gen/up16x4-minmax-avx512f.c
4798 src/f32-dwconv/gen/up16x9-minmax-avx512f.c
4799 src/f32-dwconv/gen/up16x25-minmax-avx512f.c
4800 src/f32-gemm/gen/1x16-minmax-avx512f-broadcast.c
4801 src/f32-gemm/gen/7x16-minmax-avx512f-broadcast.c
4802 src/f32-igemm/gen/1x16-minmax-avx512f-broadcast.c
4803 src/f32-igemm/gen/7x16-minmax-avx512f-broadcast.c
4804 src/f32-prelu/gen/avx512f-2x16.c
4805 src/f32-vbinary/gen/vadd-minmax-avx512f-x32.c
4806 src/f32-vbinary/gen/vaddc-minmax-avx512f-x32.c
4807 src/f32-vbinary/gen/vdiv-minmax-avx512f-x32.c
4808 src/f32-vbinary/gen/vdivc-minmax-avx512f-x32.c
4809 src/f32-vbinary/gen/vmax-avx512f-x32.c
4810 src/f32-vbinary/gen/vmaxc-avx512f-x32.c
4811 src/f32-vbinary/gen/vmin-avx512f-x32.c
4812 src/f32-vbinary/gen/vminc-avx512f-x32.c
4813 src/f32-vbinary/gen/vmul-minmax-avx512f-x32.c
4814 src/f32-vbinary/gen/vmulc-minmax-avx512f-x32.c
4815 src/f32-vbinary/gen/vrdivc-minmax-avx512f-x32.c
4816 src/f32-vbinary/gen/vrsubc-minmax-avx512f-x32.c
4817 src/f32-vbinary/gen/vsqrdiff-avx512f-x32.c
4818 src/f32-vbinary/gen/vsqrdiffc-avx512f-x32.c
4819 src/f32-vbinary/gen/vsub-minmax-avx512f-x32.c
4820 src/f32-vbinary/gen/vsubc-minmax-avx512f-x32.c
4821 src/f32-vclamp/gen/vclamp-avx512f-x16.c
4822 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x64.c
4823 src/f32-vhswish/gen/vhswish-avx512f-x16.c
4824 src/f32-vlrelu/gen/vlrelu-avx512f-x16.c
4825 src/f32-vrnd/gen/vrndd-avx512f-x16.c
4826 src/f32-vrnd/gen/vrndne-avx512f-x16.c
4827 src/f32-vrnd/gen/vrndu-avx512f-x16.c
4828 src/f32-vrnd/gen/vrndz-avx512f-x16.c
4829 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x64.c
4830 src/f32-vunary/gen/vabs-avx512f-x16.c
4831 src/f32-vunary/gen/vneg-avx512f-x16.c
4832 src/f32-vunary/gen/vsqr-avx512f-x16.c)
4833
4834SET(ALL_AVX512F_MICROKERNEL_SRCS
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4835 src/f32-dwconv/gen/up16x3-minmax-avx512f-acc2.c
4836 src/f32-dwconv/gen/up16x3-minmax-avx512f.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4837 src/f32-dwconv/gen/up16x4-minmax-avx512f-acc2.c
4838 src/f32-dwconv/gen/up16x4-minmax-avx512f.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4839 src/f32-dwconv/gen/up16x9-minmax-avx512f-acc2.c
4840 src/f32-dwconv/gen/up16x9-minmax-avx512f.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4841 src/f32-dwconv/gen/up16x25-minmax-avx512f-acc2.c
4842 src/f32-dwconv/gen/up16x25-minmax-avx512f.c
Artsiom Ablavatski47a74db2021-11-02 13:40:24 -0700[diff] [blame]4843 src/f32-dwconv/gen/up32x3-minmax-avx512f-acc2.c
4844 src/f32-dwconv/gen/up32x3-minmax-avx512f.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4845 src/f32-dwconv/gen/up32x4-minmax-avx512f-acc2.c
4846 src/f32-dwconv/gen/up32x4-minmax-avx512f.c
4847 src/f32-dwconv/gen/up32x9-minmax-avx512f-acc2.c
4848 src/f32-dwconv/gen/up32x9-minmax-avx512f.c
4849 src/f32-dwconv/gen/up32x25-minmax-avx512f-acc2.c
4850 src/f32-dwconv/gen/up32x25-minmax-avx512f.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4851 src/f32-gemm/gen-inc/1x16inc-minmax-avx512f-broadcast.c
4852 src/f32-gemm/gen-inc/4x16inc-minmax-avx512f-broadcast.c
4853 src/f32-gemm/gen-inc/5x16inc-minmax-avx512f-broadcast.c
4854 src/f32-gemm/gen-inc/6x16inc-minmax-avx512f-broadcast.c
4855 src/f32-gemm/gen-inc/7x16inc-minmax-avx512f-broadcast.c
4856 src/f32-gemm/gen-inc/8x16inc-minmax-avx512f-broadcast.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4857 src/f32-gemm/gen/1x16-minmax-avx512f-broadcast.c
4858 src/f32-gemm/gen/4x16-minmax-avx512f-broadcast.c
4859 src/f32-gemm/gen/5x16-minmax-avx512f-broadcast.c
4860 src/f32-gemm/gen/6x16-minmax-avx512f-broadcast.c
4861 src/f32-gemm/gen/7x16-minmax-avx512f-broadcast.c
4862 src/f32-gemm/gen/8x16-minmax-avx512f-broadcast.c
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]4863 src/f32-igemm/gen/1x16-minmax-avx512f-broadcast.c
4864 src/f32-igemm/gen/4x16-minmax-avx512f-broadcast.c
4865 src/f32-igemm/gen/5x16-minmax-avx512f-broadcast.c
4866 src/f32-igemm/gen/6x16-minmax-avx512f-broadcast.c
4867 src/f32-igemm/gen/7x16-minmax-avx512f-broadcast.c
4868 src/f32-igemm/gen/8x16-minmax-avx512f-broadcast.c
Marat Dukhan90eca0a2020-03-11 00:52:23 -0700[diff] [blame]4869 src/f32-prelu/gen/avx512f-2x16.c
4870 src/f32-prelu/gen/avx512f-2x32.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4871 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c
4872 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4873 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x128.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4874 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4875 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x144.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4876 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c
4877 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4878 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x160.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4879 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c
4880 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c
4881 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4882 src/f32-raddexpminusmax/gen/avx512f-p5-scalef-x192.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4883 src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc2.c
4884 src/f32-raddextexp/gen/avx512f-p5-scalef-x128-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4885 src/f32-raddextexp/gen/avx512f-p5-scalef-x128.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4886 src/f32-raddextexp/gen/avx512f-p5-scalef-x144-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4887 src/f32-raddextexp/gen/avx512f-p5-scalef-x144.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4888 src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc2.c
4889 src/f32-raddextexp/gen/avx512f-p5-scalef-x160-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4890 src/f32-raddextexp/gen/avx512f-p5-scalef-x160.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4891 src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc2.c
4892 src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc3.c
4893 src/f32-raddextexp/gen/avx512f-p5-scalef-x192-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4894 src/f32-raddextexp/gen/avx512f-p5-scalef-x192.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4895 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc2.c
4896 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128-acc4.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4897 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x128.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4898 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144-acc3.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4899 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x144.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4900 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc2.c
4901 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160-acc5.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4902 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x160.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4903 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc2.c
4904 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc3.c
4905 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192-acc6.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4906 src/f32-raddstoreexpminusmax/gen/avx512f-p5-scalef-x192.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4907 src/f32-rmax/avx512f.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]4908 src/f32-vbinary/gen/vadd-minmax-avx512f-x16.c
4909 src/f32-vbinary/gen/vadd-minmax-avx512f-x32.c
4910 src/f32-vbinary/gen/vaddc-minmax-avx512f-x16.c
4911 src/f32-vbinary/gen/vaddc-minmax-avx512f-x32.c
4912 src/f32-vbinary/gen/vdiv-minmax-avx512f-x16.c
4913 src/f32-vbinary/gen/vdiv-minmax-avx512f-x32.c
4914 src/f32-vbinary/gen/vdivc-minmax-avx512f-x16.c
4915 src/f32-vbinary/gen/vdivc-minmax-avx512f-x32.c
Marat Dukhan9a88efe2019-12-10 15:54:24 -0800[diff] [blame]4916 src/f32-vbinary/gen/vmax-avx512f-x16.c
4917 src/f32-vbinary/gen/vmax-avx512f-x32.c
4918 src/f32-vbinary/gen/vmaxc-avx512f-x16.c
4919 src/f32-vbinary/gen/vmaxc-avx512f-x32.c
4920 src/f32-vbinary/gen/vmin-avx512f-x16.c
4921 src/f32-vbinary/gen/vmin-avx512f-x32.c
4922 src/f32-vbinary/gen/vminc-avx512f-x16.c
4923 src/f32-vbinary/gen/vminc-avx512f-x32.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]4924 src/f32-vbinary/gen/vmul-minmax-avx512f-x16.c
4925 src/f32-vbinary/gen/vmul-minmax-avx512f-x32.c
4926 src/f32-vbinary/gen/vmulc-minmax-avx512f-x16.c
4927 src/f32-vbinary/gen/vmulc-minmax-avx512f-x32.c
4928 src/f32-vbinary/gen/vrdivc-minmax-avx512f-x16.c
4929 src/f32-vbinary/gen/vrdivc-minmax-avx512f-x32.c
4930 src/f32-vbinary/gen/vrsubc-minmax-avx512f-x16.c
4931 src/f32-vbinary/gen/vrsubc-minmax-avx512f-x32.c
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]4932 src/f32-vbinary/gen/vsqrdiff-avx512f-x16.c
4933 src/f32-vbinary/gen/vsqrdiff-avx512f-x32.c
4934 src/f32-vbinary/gen/vsqrdiffc-avx512f-x16.c
4935 src/f32-vbinary/gen/vsqrdiffc-avx512f-x32.c
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]4936 src/f32-vbinary/gen/vsub-minmax-avx512f-x16.c
4937 src/f32-vbinary/gen/vsub-minmax-avx512f-x32.c
4938 src/f32-vbinary/gen/vsubc-minmax-avx512f-x16.c
4939 src/f32-vbinary/gen/vsubc-minmax-avx512f-x32.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]4940 src/f32-vclamp/gen/vclamp-avx512f-x16.c
4941 src/f32-vclamp/gen/vclamp-avx512f-x32.c
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]4942 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x16.c
4943 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x32.c
4944 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x48.c
4945 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x64.c
4946 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x80.c
4947 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x96.c
4948 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x112.c
4949 src/f32-velu/gen/velu-avx512f-rr1-lut16-p3-perm-x128.c
4950 src/f32-velu/gen/velu-avx512f-rr1-p6-x16.c
4951 src/f32-velu/gen/velu-avx512f-rr1-p6-x32.c
4952 src/f32-velu/gen/velu-avx512f-rr1-p6-x48.c
4953 src/f32-velu/gen/velu-avx512f-rr1-p6-x64.c
4954 src/f32-velu/gen/velu-avx512f-rr1-p6-x80.c
4955 src/f32-velu/gen/velu-avx512f-rr1-p6-x96.c
4956 src/f32-velu/gen/velu-avx512f-rr1-p6-x112.c
4957 src/f32-velu/gen/velu-avx512f-rr1-p6-x128.c
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]4958 src/f32-vhswish/gen/vhswish-avx512f-x16.c
4959 src/f32-vhswish/gen/vhswish-avx512f-x32.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4960 src/f32-vlrelu/gen/vlrelu-avx512f-x16.c
4961 src/f32-vlrelu/gen/vlrelu-avx512f-x32.c
Marat Dukhanb9ebcad2021-05-06 21:02:33 -0700[diff] [blame]4962 src/f32-vrelu/gen/vrelu-avx512f-x16.c
4963 src/f32-vrelu/gen/vrelu-avx512f-x32.c
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]4964 src/f32-vrnd/gen/vrndd-avx512f-x16.c
4965 src/f32-vrnd/gen/vrndd-avx512f-x32.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]4966 src/f32-vrnd/gen/vrndne-avx512f-x16.c
4967 src/f32-vrnd/gen/vrndne-avx512f-x32.c
4968 src/f32-vrnd/gen/vrndu-avx512f-x16.c
4969 src/f32-vrnd/gen/vrndu-avx512f-x32.c
4970 src/f32-vrnd/gen/vrndz-avx512f-x16.c
4971 src/f32-vrnd/gen/vrndz-avx512f-x32.c
Frank Barchardbeca6522020-10-30 22:34:35 -0700[diff] [blame]4972 src/f32-vscale/avx512f-x64.c
Marat Dukhan4c4eb002019-12-08 21:27:49 -0800[diff] [blame]4973 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x16.c
4974 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x32.c
4975 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x48.c
4976 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x64.c
4977 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x80.c
4978 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x96.c
4979 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x112.c
4980 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x128.c
4981 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x144.c
4982 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x160.c
4983 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x176.c
4984 src/f32-vscaleexpminusmax/gen/avx512f-p5-scalef-x192.c
4985 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x16.c
4986 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x32.c
4987 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x48.c
4988 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x64.c
4989 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x80.c
4990 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x96.c
4991 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x112.c
4992 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x128.c
4993 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x144.c
4994 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x160.c
4995 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x176.c
4996 src/f32-vscaleextexp/gen/avx512f-p5-scalef-x192.c
Marat Dukhanb1eec082021-05-05 23:24:55 -0700[diff] [blame]4997 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x16.c
4998 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x32.c
4999 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x48.c
5000 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x64.c
5001 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x80.c
5002 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x96.c
5003 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x112.c
5004 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-div-x128.c
5005 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x16.c
5006 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x32.c
5007 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x48.c
5008 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x64.c
5009 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x80.c
5010 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x96.c
5011 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x112.c
5012 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma-x128.c
5013 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x16.c
5014 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x32.c
5015 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x48.c
5016 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x64.c
5017 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x80.c
5018 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x96.c
5019 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x112.c
5020 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-div-x128.c
5021 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x16.c
5022 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x32.c
5023 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x48.c
5024 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x64.c
5025 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x80.c
5026 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x96.c
5027 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x112.c
5028 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr1-p5-scalef-nr1fma-x128.c
5029 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x16.c
5030 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x32.c
5031 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x48.c
5032 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x64.c
5033 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x80.c
5034 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x96.c
5035 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x112.c
5036 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div-x128.c
5037 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x16.c
5038 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x32.c
5039 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x48.c
5040 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x64.c
5041 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x80.c
5042 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x96.c
5043 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x112.c
5044 src/f32-vsigmoid/gen/vsigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma-x128.c
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]5045 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x16.c
5046 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x32.c
5047 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x48.c
5048 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x64.c
5049 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x80.c
5050 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x96.c
5051 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x112.c
5052 src/f32-vsqrt/gen/avx512f-nr1fma1adj-x128.c
Marat Dukhan2b9efd82020-06-08 01:09:31 -0700[diff] [blame]5053 src/f32-vunary/gen/vabs-avx512f-x16.c
5054 src/f32-vunary/gen/vabs-avx512f-x32.c
5055 src/f32-vunary/gen/vneg-avx512f-x16.c
5056 src/f32-vunary/gen/vneg-avx512f-x32.c
5057 src/f32-vunary/gen/vsqr-avx512f-x16.c
5058 src/f32-vunary/gen/vsqr-avx512f-x32.c
Marat Dukhanb7633f22020-11-20 16:34:56 -0800[diff] [blame]5059 src/math/exp-avx512f-rr2-lut16-p3-perm-scalef.c
5060 src/math/exp-avx512f-rr2-lut16-p3-perm.c
5061 src/math/exp-avx512f-rr2-lut32-p2-perm2-scalef.c
5062 src/math/exp-avx512f-rr2-lut32-p2-perm2.c
5063 src/math/exp-avx512f-rr2-p5-scalef.c
5064 src/math/exp-avx512f-rr2-p5.c
Marat Dukhande390d42020-11-29 19:32:18 -0800[diff] [blame]5065 src/math/expm1minus-avx512f-rr1-lut16-p3-perm.c
5066 src/math/expm1minus-avx512f-rr1-p6.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]5067 src/math/extexp-avx512f-p5.c
Marat Dukhan6a34c5f2020-09-22 21:44:15 -0700[diff] [blame]5068 src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-div.c
Marat Dukhan6a34c5f2020-09-22 21:44:15 -0700[diff] [blame]5069 src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5070 src/math/sigmoid-avx512f-rr1-lut16-p3-perm-scalef-nr1fma1adj.c
Marat Dukhan6a34c5f2020-09-22 21:44:15 -0700[diff] [blame]5071 src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-div.c
Marat Dukhan6a34c5f2020-09-22 21:44:15 -0700[diff] [blame]5072 src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5073 src/math/sigmoid-avx512f-rr1-lut32-p2-perm2-scalef-nr1fma1adj.c
Marat Dukhan36173d22020-10-15 17:14:26 -0700[diff] [blame]5074 src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-div.c
Marat Dukhan36173d22020-10-15 17:14:26 -0700[diff] [blame]5075 src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5076 src/math/sigmoid-avx512f-rr1-lut64-p2-gather-scalef-nr1fma1adj.c
5077 src/math/sigmoid-avx512f-rr1-p5-scalef-div.c
5078 src/math/sigmoid-avx512f-rr1-p5-scalef-nr1fma.c
5079 src/math/sigmoid-avx512f-rr1-p5-scalef-nr1fma1adj.c
5080 src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-div.c
5081 src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-nr1fma.c
5082 src/math/sigmoid-avx512f-rr2-lut16-p3-perm-scalef-nr1fma1adj.c
5083 src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-div.c
5084 src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma.c
5085 src/math/sigmoid-avx512f-rr2-lut32-p2-perm2-scalef-nr1fma1adj.c
Marat Dukhan36173d22020-10-15 17:14:26 -0700[diff] [blame]5086 src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-div.c
Marat Dukhan36173d22020-10-15 17:14:26 -0700[diff] [blame]5087 src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5088 src/math/sigmoid-avx512f-rr2-lut64-p2-gather-scalef-nr1fma1adj.c
5089 src/math/sigmoid-avx512f-rr2-p5-scalef-div.c
5090 src/math/sigmoid-avx512f-rr2-p5-scalef-nr1fma.c
5091 src/math/sigmoid-avx512f-rr2-p5-scalef-nr1fma1adj.c
Marat Dukhan84000762020-06-29 18:38:43 -0700[diff] [blame]5092 src/math/sqrt-avx512f-nr1fma.c
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5093 src/math/sqrt-avx512f-nr1fma1adj.c
5094 src/math/sqrt-avx512f-nr2fma.c)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5095
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5096SET(PROD_AVX512SKX_MICROKERNEL_SRCS
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]5097 src/f16-f32-vcvt/gen/vcvt-avx512skx-x16.c
Marat Dukhana0c61682021-11-10 19:23:41 -0800[diff] [blame]5098 src/f32-f16-vcvt/gen/vcvt-avx512skx-x16.c
Marat Dukhan2edf8632021-12-14 23:17:14 -0800[diff] [blame]5099 src/f32-qs8-vcvt/gen/vcvt-avx512skx-x128.c
5100 src/f32-qu8-vcvt/gen/vcvt-avx512skx-x128.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5101 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
5102 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
5103 src/qc8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
5104 src/qc8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
5105 src/qc8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
5106 src/qc8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
5107 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
5108 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhan98393ad2021-12-15 11:07:40 -0800[diff] [blame]5109 src/qs8-f32-vcvt/gen/vcvt-avx512skx-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5110 src/qs8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
5111 src/qs8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
5112 src/qs8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
5113 src/qs8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
5114 src/qs8-vadd/gen/minmax-avx512skx-mul32-ld128-x16.c
5115 src/qs8-vaddc/gen/minmax-avx512skx-mul32-ld128-x16.c
5116 src/qu8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
5117 src/qu8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhan98393ad2021-12-15 11:07:40 -0800[diff] [blame]5118 src/qu8-f32-vcvt/gen/vcvt-avx512skx-x32.c
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5119 src/qu8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
5120 src/qu8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
5121 src/qu8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
5122 src/qu8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
5123 src/qu8-vadd/gen/minmax-avx512skx-mul32-ld128-x16.c
Marat Dukhan98e054b2021-09-13 09:43:50 -0700[diff] [blame]5124 src/qu8-vaddc/gen/minmax-avx512skx-mul32-ld128-x16.c
5125 src/x8-lut/gen/lut-avx512skx-vpshufb-x64.c)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5126
5127SET(ALL_AVX512SKX_MICROKERNEL_SRCS
Marat Dukhan79c76ab2021-09-26 20:26:39 -0700[diff] [blame]5128 src/f16-f32-vcvt/gen/vcvt-avx512skx-x16.c
5129 src/f16-f32-vcvt/gen/vcvt-avx512skx-x32.c
Marat Dukhand77f77d2021-10-24 15:39:59 -0700[diff] [blame]5130 src/f32-f16-vcvt/gen/vcvt-avx512skx-x16.c
5131 src/f32-f16-vcvt/gen/vcvt-avx512skx-x32.c
Marat Dukhan2edf8632021-12-14 23:17:14 -0800[diff] [blame]5132 src/f32-qs8-vcvt/gen/vcvt-avx512skx-x32.c
5133 src/f32-qs8-vcvt/gen/vcvt-avx512skx-x64.c
5134 src/f32-qs8-vcvt/gen/vcvt-avx512skx-x96.c
5135 src/f32-qs8-vcvt/gen/vcvt-avx512skx-x128.c
5136 src/f32-qu8-vcvt/gen/vcvt-avx512skx-x32.c
5137 src/f32-qu8-vcvt/gen/vcvt-avx512skx-x64.c
5138 src/f32-qu8-vcvt/gen/vcvt-avx512skx-x96.c
5139 src/f32-qu8-vcvt/gen/vcvt-avx512skx-x128.c
Marat Dukhan98042f22021-06-15 00:43:13 -0700[diff] [blame]5140 src/qc8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c
5141 src/qc8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c
5142 src/qc8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
5143 src/qc8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhanc3e3f1c2021-06-03 09:56:16 -0700[diff] [blame]5144 src/qc8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
5145 src/qc8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c
5146 src/qc8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c
5147 src/qc8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
5148 src/qc8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
5149 src/qc8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c
5150 src/qc8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c
5151 src/qc8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5152 src/qs8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5153 src/qs8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5154 src/qs8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5155 src/qs8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhan98393ad2021-12-15 11:07:40 -0800[diff] [blame]5156 src/qs8-f32-vcvt/gen/vcvt-avx512skx-x16.c
5157 src/qs8-f32-vcvt/gen/vcvt-avx512skx-x32.c
5158 src/qs8-f32-vcvt/gen/vcvt-avx512skx-x48.c
5159 src/qs8-f32-vcvt/gen/vcvt-avx512skx-x64.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5160 src/qs8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5161 src/qs8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5162 src/qs8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5163 src/qs8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5164 src/qs8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5165 src/qs8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c
Marat Dukhan71855ee2021-05-25 19:05:06 -0700[diff] [blame]5166 src/qs8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c
Frank Barchardd208bec2021-05-28 11:36:39 -0700[diff] [blame]5167 src/qs8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
Marat Dukhane76049a2021-07-22 14:48:59 -0700[diff] [blame]5168 src/qs8-vadd/gen/minmax-avx512skx-mul32-ld128-x16.c
5169 src/qs8-vadd/gen/minmax-avx512skx-mul32-ld128-x32.c
5170 src/qs8-vaddc/gen/minmax-avx512skx-mul32-ld128-x16.c
5171 src/qs8-vaddc/gen/minmax-avx512skx-mul32-ld128-x32.c
Marat Dukhancfd606b2021-07-09 01:18:45 -0700[diff] [blame]5172 src/qu8-dwconv/gen/up16x9-minmax-fp32-avx512skx-mul32.c
5173 src/qu8-dwconv/gen/up16x25-minmax-fp32-avx512skx-mul32.c
5174 src/qu8-dwconv/gen/up32x9-minmax-fp32-avx512skx-mul32.c
5175 src/qu8-dwconv/gen/up32x25-minmax-fp32-avx512skx-mul32.c
Marat Dukhan98393ad2021-12-15 11:07:40 -0800[diff] [blame]5176 src/qu8-f32-vcvt/gen/vcvt-avx512skx-x16.c
5177 src/qu8-f32-vcvt/gen/vcvt-avx512skx-x32.c
5178 src/qu8-f32-vcvt/gen/vcvt-avx512skx-x48.c
5179 src/qu8-f32-vcvt/gen/vcvt-avx512skx-x64.c
Marat Dukhan3cf2e222021-07-08 11:38:45 -0700[diff] [blame]5180 src/qu8-gemm/gen/1x16c8-minmax-fp32-avx512skx.c
5181 src/qu8-gemm/gen/2x16c8-minmax-fp32-avx512skx.c
5182 src/qu8-gemm/gen/3x16c8-minmax-fp32-avx512skx.c
5183 src/qu8-gemm/gen/4x16c8-minmax-fp32-avx512skx.c
5184 src/qu8-igemm/gen/1x16c8-minmax-fp32-avx512skx.c
5185 src/qu8-igemm/gen/2x16c8-minmax-fp32-avx512skx.c
5186 src/qu8-igemm/gen/3x16c8-minmax-fp32-avx512skx.c
Marat Dukhane76049a2021-07-22 14:48:59 -0700[diff] [blame]5187 src/qu8-igemm/gen/4x16c8-minmax-fp32-avx512skx.c
5188 src/qu8-vadd/gen/minmax-avx512skx-mul32-ld128-x16.c
5189 src/qu8-vadd/gen/minmax-avx512skx-mul32-ld128-x32.c
5190 src/qu8-vaddc/gen/minmax-avx512skx-mul32-ld128-x16.c
Marat Dukhan2b3c4102021-09-10 19:05:37 -0700[diff] [blame]5191 src/qu8-vaddc/gen/minmax-avx512skx-mul32-ld128-x32.c
5192 src/x8-lut/gen/lut-avx512skx-vpshufb-x64.c
5193 src/x8-lut/gen/lut-avx512skx-vpshufb-x128.c
5194 src/x8-lut/gen/lut-avx512skx-vpshufb-x192.c
5195 src/x8-lut/gen/lut-avx512skx-vpshufb-x256.c)
Marat Dukhanbb00b1d2020-08-10 11:37:23 -0700[diff] [blame]5196
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5197SET(AARCH32_ASM_MICROKERNEL_SRCS
Marat Dukhan32f93812020-05-17 20:31:21 -0700[diff] [blame]5198 src/f32-gemm/4x4-aarch32-vfp-ld64.S
Marat Dukhan3b98f6b2020-05-17 10:09:22 -0700[diff] [blame]5199 src/f32-gemm/4x4-minmax-aarch32-vfp-ld64.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5200 src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a53.S
5201 src/f32-gemm/4x8-minmax-aarch32-neon-cortex-a55.S
Frank Barchard490febe2020-07-16 18:42:17 -0700[diff] [blame]5202 src/f32-gemm/gen/4x8-minmax-aarch32-neon-cortex-a7.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5203 src/f32-gemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S
Frank Barchard569561d2020-06-17 13:11:12 -0700[diff] [blame]5204 src/f32-gemm/gen/4x8-minmax-aarch32-neon-ld64.S
Frank Barchard490febe2020-07-16 18:42:17 -0700[diff] [blame]5205 src/f32-gemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5206 src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a53.S
Marat Dukhandc2e4372020-07-21 17:01:00 -0700[diff] [blame]5207 src/f32-igemm/4x8-minmax-aarch32-neon-cortex-a55.S
Frank Barchard490febe2020-07-16 18:42:17 -0700[diff] [blame]5208 src/f32-igemm/gen/4x8-minmax-aarch32-neon-cortex-a7.S
5209 src/f32-igemm/gen/4x8-minmax-aarch32-neon-cortex-a75.S
5210 src/f32-igemm/gen/4x8-minmax-aarch32-neon-ld64.S
Frank Barchardda7b2e22021-12-13 23:50:53 -0800[diff] [blame]5211 src/f32-igemm/gen/4x8-minmax-aarch32-neon-pld-cortex-a75.S
5212 src/qs8-gemm/gen/4x8-minmax-rndnu-aarch32-neon-mlal-lane-ld64.S
Frank Barchard9f3f4202021-12-16 18:13:51 -0800[diff] [blame]5213 src/qs8-gemm/gen/4x8-minmax-rndnu-aarch32-neon-mlal-lane-prfm-ld64.S
Frank Barchard48410212021-12-20 17:14:00 -0800[diff] [blame]5214 src/qs8-gemm/gen/4x8c4-minmax-rndnu-aarch32-neondot-ld64.S
Frank Barcharde48b5c12021-12-21 07:22:45 -0800[diff] [blame]5215 src/qs8-igemm/gen/4x8-minmax-rndnu-aarch32-neon-mlal-lane-ld64.S
5216 src/qs8-igemm/gen/4x8-minmax-rndnu-aarch32-neon-mlal-lane-prfm-ld64.S
Frank Barchard87fe4102021-12-28 14:42:23 -0800[diff] [blame]5217 src/qs8-igemm/gen/4x8c4-minmax-rndnu-aarch32-neondot-ld64.S
5218 src/qc8-gemm/gen/4x8-minmax-fp32-aarch32-neonv8-mlal-lane-ld64.S
5219 src/qc8-gemm/gen/4x8-minmax-fp32-aarch32-neonv8-mlal-lane-prfm-ld64.S
5220 src/qc8-gemm/gen/4x8c4-minmax-fp32-aarch32-neondot-ld64.S
5221 src/qc8-igemm/gen/4x8-minmax-fp32-aarch32-neonv8-mlal-lane-ld64.S
5222 src/qc8-igemm/gen/4x8-minmax-fp32-aarch32-neonv8-mlal-lane-prfm-ld64.S
5223 src/qc8-igemm/gen/4x8c4-minmax-fp32-aarch32-neondot-ld64.S)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5224
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5225SET(AARCH64_ASM_MICROKERNEL_SRCS
Frank Barchardbddfbcd2020-04-15 12:32:41 -0700[diff] [blame]5226 src/f16-gemm/gen-inc/1x8inc-minmax-aarch64-neonfp16arith-ld64.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5227 src/f16-gemm/gen-inc/1x16inc-minmax-aarch64-neonfp16arith-ld32.S
Frank Barchardbddfbcd2020-04-15 12:32:41 -0700[diff] [blame]5228 src/f16-gemm/gen-inc/4x8inc-minmax-aarch64-neonfp16arith-ld64.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5229 src/f16-gemm/gen-inc/4x16inc-minmax-aarch64-neonfp16arith-ld32.S
Frank Barchardbddfbcd2020-04-15 12:32:41 -0700[diff] [blame]5230 src/f16-gemm/gen-inc/6x8inc-minmax-aarch64-neonfp16arith-ld64.S
Frank Barchard80fc5f42021-06-07 10:43:16 -0700[diff] [blame]5231 src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-cortex-a55.S
Frank Barchard97374612021-06-07 11:51:07 -0700[diff] [blame]5232 src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-cortex-a75.S
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]5233 src/f16-gemm/gen-inc/6x16inc-minmax-aarch64-neonfp16arith-ld32.S
5234 src/f16-gemm/gen-inc/8x8inc-minmax-aarch64-neonfp16arith-ld64.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5235 src/f16-gemm/gen/1x8-minmax-aarch64-neonfp16arith-ld64.S
5236 src/f16-gemm/gen/1x16-minmax-aarch64-neonfp16arith-ld32.S
5237 src/f16-gemm/gen/4x8-minmax-aarch64-neonfp16arith-ld64.S
5238 src/f16-gemm/gen/4x16-minmax-aarch64-neonfp16arith-ld32.S
5239 src/f16-gemm/gen/6x8-minmax-aarch64-neonfp16arith-ld64.S
Frank Barchard80fc5f42021-06-07 10:43:16 -0700[diff] [blame]5240 src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-cortex-a55.S
Frank Barchard97374612021-06-07 11:51:07 -0700[diff] [blame]5241 src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-cortex-a75.S
Frank Barchard23eb4822021-06-08 15:03:41 -0700[diff] [blame]5242 src/f16-gemm/gen/6x16-minmax-aarch64-neonfp16arith-ld32.S
5243 src/f16-gemm/gen/8x8-minmax-aarch64-neonfp16arith-ld64.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5244 src/f32-dwconv/up4x9-minmax-aarch64-neonfma-cortex-a55.S
5245 src/f32-dwconv/up4x9-minmax-aarch64-neonfma.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5246 src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a53.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5247 src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5248 src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-ld64.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5249 src/f32-gemm/gen-inc/1x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5250 src/f32-gemm/gen-inc/1x12inc-minmax-aarch64-neonfma-cortex-a53.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5251 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a53.S
5252 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a55.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5253 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5254 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld64.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5255 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5256 src/f32-gemm/gen-inc/4x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5257 src/f32-gemm/gen-inc/4x12inc-minmax-aarch64-neonfma-cortex-a53.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5258 src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-cortex-a75.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5259 src/f32-gemm/gen-inc/5x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5260 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a53.S
5261 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a55.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5262 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a73.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5263 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5264 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld64.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5265 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5266 src/f32-gemm/gen-inc/6x8inc-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5267 src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a53.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5268 src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S
5269 src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-ld64.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5270 src/f32-gemm/gen/1x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5271 src/f32-gemm/gen/1x12-minmax-aarch64-neonfma-cortex-a53.S
5272 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a53.S
5273 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a55.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5274 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S
5275 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld64.S
5276 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5277 src/f32-gemm/gen/4x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5278 src/f32-gemm/gen/4x12-minmax-aarch64-neonfma-cortex-a53.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5279 src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5280 src/f32-gemm/gen/5x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5281 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a53.S
5282 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a55.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5283 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a73.S
5284 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S
5285 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld64.S
5286 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5287 src/f32-gemm/gen/6x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5288 src/f32-igemm/1x8-minmax-aarch64-neonfma-cortex-a53.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5289 src/f32-igemm/1x12-minmax-aarch64-neonfma-cortex-a53.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5290 src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a53.S
5291 src/f32-igemm/4x8-minmax-aarch64-neonfma-cortex-a55.S
5292 src/f32-igemm/4x12-minmax-aarch64-neonfma-cortex-a53.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5293 src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a53.S
5294 src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a55.S
5295 src/f32-igemm/6x8-minmax-aarch64-neonfma-cortex-a73.S
Frank Barchard04336c12020-10-22 16:48:55 -0700[diff] [blame]5296 src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-cortex-a75.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5297 src/f32-igemm/gen/1x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Marat Dukhan1c587112020-04-08 20:04:28 -0700[diff] [blame]5298 src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-cortex-a75.S
Frank Barcharde3491242021-06-11 14:04:57 -0700[diff] [blame]5299 src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-ld64.S
Frank Barchard79cd5f92021-06-21 17:34:59 -0700[diff] [blame]5300 src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5301 src/f32-igemm/gen/4x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
5302 src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-cortex-a75.S
5303 src/f32-igemm/gen/5x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
5304 src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-cortex-a75.S
Frank Barcharde3491242021-06-11 14:04:57 -0700[diff] [blame]5305 src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-ld64.S
Frank Barchard79cd5f92021-06-21 17:34:59 -0700[diff] [blame]5306 src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-ld128.S
Frank Barchard143a1102021-06-15 09:15:34 -0700[diff] [blame]5307 src/f32-igemm/gen/6x8-minmax-aarch64-neonfma-prfm-cortex-a75.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5308 src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5309 src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5310 src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5311 src/qc8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5312 src/qc8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld32.S
5313 src/qc8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld64.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5314 src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5315 src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5316 src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5317 src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal.S
5318 src/qc8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mull.S
5319 src/qc8-gemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5320 src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5321 src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-ld64.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5322 src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5323 src/qc8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5324 src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
5325 src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld32.S
5326 src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S
5327 src/qc8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5328 src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5329 src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5330 src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5331 src/qc8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal.S
5332 src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5333 src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5334 src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5335 src/qc8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal.S
5336 src/qc8-igemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5337 src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5338 src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-ld64.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5339 src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5340 src/qc8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchardf10af6c2021-06-30 12:42:29 -0700[diff] [blame]5341 src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
5342 src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S
5343 src/qc8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5344 src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5345 src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5346 src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5347 src/qs8-gemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5348 src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-cortex-a53.S
5349 src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-prfm-cortex-a53.S
5350 src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-prfm.S
5351 src/qs8-gemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal.S
Frank Barchard1a0b2762021-06-29 18:37:59 -0700[diff] [blame]5352 src/qs8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld32.S
5353 src/qs8-gemm/gen/1x16c4-minmax-fp32-aarch64-neondot-ld64.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5354 src/qs8-gemm/gen/1x16c4-minmax-rndnu-aarch64-neondot-ld32.S
5355 src/qs8-gemm/gen/1x16c4-minmax-rndnu-aarch64-neondot-ld64.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5356 src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5357 src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5358 src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5359 src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal.S
5360 src/qs8-gemm/gen/2x8c8-minmax-fp32-aarch64-neon-mull.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5361 src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-cortex-a53.S
5362 src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-prfm-cortex-a53.S
5363 src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-prfm.S
5364 src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal.S
5365 src/qs8-gemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mull.S
5366 src/qs8-gemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5367 src/qs8-gemm/gen/2x8c16-minmax-rndnu-aarch64-neon-mlal.S
Frank Barchard914f57b2021-12-13 12:31:42 -0800[diff] [blame]5368 src/qs8-gemm/gen/4x8-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
5369 src/qs8-gemm/gen/4x8-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard98af05c2021-06-30 12:15:04 -0700[diff] [blame]5370 src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5371 src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-ld64.S
Frank Barchard98af05c2021-06-30 12:15:04 -0700[diff] [blame]5372 src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5373 src/qs8-gemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5374 src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5375 src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5376 src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5377 src/qs8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard1a0b2762021-06-29 18:37:59 -0700[diff] [blame]5378 src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
5379 src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld32.S
5380 src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S
5381 src/qs8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5382 src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
5383 src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld32.S
5384 src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld64.S
Frank Barchard60729d02021-07-20 12:25:09 -0700[diff] [blame]5385 src/qs8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5386 src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5387 src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5388 src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5389 src/qs8-igemm/gen/1x8c8-minmax-fp32-aarch64-neon-mlal.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5390 src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-cortex-a53.S
5391 src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-prfm-cortex-a53.S
5392 src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal-prfm.S
5393 src/qs8-igemm/gen/1x8c8-minmax-rndnu-aarch64-neon-mlal.S
5394 src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-cortex-a53.S
5395 src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm-cortex-a53.S
5396 src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal-prfm.S
5397 src/qs8-igemm/gen/2x8c8-minmax-fp32-aarch64-neon-mlal.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5398 src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-cortex-a53.S
5399 src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-prfm-cortex-a53.S
5400 src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal-prfm.S
5401 src/qs8-igemm/gen/2x8c8-minmax-rndnu-aarch64-neon-mlal.S
5402 src/qs8-igemm/gen/2x8c16-minmax-fp32-aarch64-neon-mlal.S
Frank Barcharde22685a2021-11-12 11:36:58 -0800[diff] [blame]5403 src/qs8-igemm/gen/2x8c16-minmax-rndnu-aarch64-neon-mlal.S
Frank Barchard914f57b2021-12-13 12:31:42 -0800[diff] [blame]5404 src/qs8-igemm/gen/4x8-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
5405 src/qs8-igemm/gen/4x8-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard98af05c2021-06-30 12:15:04 -0700[diff] [blame]5406 src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5407 src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-ld64.S
Frank Barchard98af05c2021-06-30 12:15:04 -0700[diff] [blame]5408 src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5409 src/qs8-igemm/gen/4x16-minmax-fp32-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5410 src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5411 src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5412 src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0bc58012021-11-22 18:12:05 -0800[diff] [blame]5413 src/qs8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Frank Barchard1a0b2762021-06-29 18:37:59 -0700[diff] [blame]5414 src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
5415 src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld64.S
5416 src/qs8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barchard13db60f2021-07-20 14:34:35 -0700[diff] [blame]5417 src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
5418 src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld64.S
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]5419 src/qs8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S
Frank Barchardca4c68e2021-08-25 19:06:40 -0700[diff] [blame]5420 src/qu8-gemm/gen/4x8c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
Frank Barcharddf8e6042021-09-03 13:56:29 -0700[diff] [blame]5421 src/qu8-gemm/gen/4x8c4-minmax-rndnu-aarch64-neondot-ld128.S
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]5422 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchardfb3a94f2021-08-02 20:37:06 -0700[diff] [blame]5423 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a75.S
Frank Barchard9cdc10d2021-11-22 19:03:54 -0800[diff] [blame]5424 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]5425 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchardfb3a94f2021-08-02 20:37:06 -0700[diff] [blame]5426 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a75.S
Frank Barchard9cdc10d2021-11-22 19:03:54 -0800[diff] [blame]5427 src/qu8-gemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Digant Desai10f9f622021-11-23 13:33:52 -0800[diff] [blame]5428 src/qu8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
Digant Desai2e2d1792021-11-24 11:06:37 -0800[diff] [blame]5429 src/qu8-gemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barcharda49e41f2021-08-31 20:30:24 -0700[diff] [blame]5430 src/qu8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
Frank Barchard0c764222021-08-24 16:13:06 -0700[diff] [blame]5431 src/qu8-gemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S
Frank Barchardca4c68e2021-08-25 19:06:40 -0700[diff] [blame]5432 src/qu8-igemm/gen/4x8c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
Frank Barcharddf8e6042021-09-03 13:56:29 -0700[diff] [blame]5433 src/qu8-igemm/gen/4x8c4-minmax-rndnu-aarch64-neondot-ld128.S
Frank Barchard59ed1da2021-08-02 11:34:59 -0700[diff] [blame]5434 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a53.S
Frank Barchardfb3a94f2021-08-02 20:37:06 -0700[diff] [blame]5435 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-cortex-a75.S
Frank Barchard9cdc10d2021-11-22 19:03:54 -0800[diff] [blame]5436 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-ld64.S
Frank Barchardfb3a94f2021-08-02 20:37:06 -0700[diff] [blame]5437 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a53.S
Frank Barchard0c764222021-08-24 16:13:06 -0700[diff] [blame]5438 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-cortex-a75.S
Frank Barchard9cdc10d2021-11-22 19:03:54 -0800[diff] [blame]5439 src/qu8-igemm/gen/4x16-minmax-rndnu-aarch64-neon-mlal-lane-prfm-ld64.S
Digant Desai10f9f622021-11-23 13:33:52 -0800[diff] [blame]5440 src/qu8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S
Digant Desai2e2d1792021-11-24 11:06:37 -0800[diff] [blame]5441 src/qu8-igemm/gen/4x16c4-minmax-fp32-aarch64-neondot-ld128.S
Frank Barcharda49e41f2021-08-31 20:30:24 -0700[diff] [blame]5442 src/qu8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S
Frank Barchard0c764222021-08-24 16:13:06 -0700[diff] [blame]5443 src/qu8-igemm/gen/4x16c4-minmax-rndnu-aarch64-neondot-ld128.S)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5444
Marat Dukhane0f15ad2021-12-22 15:15:25 -0800[diff] [blame]5445SET(PROD_MICROKERNEL_SRCS ${PROD_SCALAR_PORTABLE_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5446SET(ALL_MICROKERNEL_SRCS ${ALL_SCALAR_MICROKERNEL_SRCS})
Chester Liu5c29c642020-12-30 09:55:57 +0800[diff] [blame]5447IF(CMAKE_SYSTEM_PROCESSOR MATCHES "^armv[5-8]" OR IOS_ARCH MATCHES "^armv7")
Marat Dukhane0f15ad2021-12-22 15:15:25 -0800[diff] [blame]5448 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_SCALAR_AARCH32_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5449 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEON_MICROKERNEL_SRCS})
Marat Dukhanb4cde5a2021-11-09 10:35:17 -0800[diff] [blame]5450 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONFP16_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5451 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONFMA_MICROKERNEL_SRCS})
5452 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONV8_MICROKERNEL_SRCS})
5453 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEON_MICROKERNEL_SRCS})
Marat Dukhan8ff372c2021-09-28 14:43:17 -0700[diff] [blame]5454 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONFP16_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5455 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONFMA_MICROKERNEL_SRCS})
5456 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONV8_MICROKERNEL_SRCS})
Marat Dukhan6e8c0ce2021-04-13 14:35:08 -0700[diff] [blame]5457 IF(NOT IOS)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5458 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONDOT_MICROKERNEL_SRCS})
5459 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONDOT_MICROKERNEL_SRCS})
Marat Dukhan6e8c0ce2021-04-13 14:35:08 -0700[diff] [blame]5460 ENDIF()
Chester Liu4510c4a2020-12-18 16:12:23 +0800[diff] [blame]5461 IF(XNNPACK_ENABLE_ASSEMBLY)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5462 LIST(APPEND PROD_MICROKERNEL_SRCS ${AARCH32_ASM_MICROKERNEL_SRCS})
5463 LIST(APPEND ALL_MICROKERNEL_SRCS ${AARCH32_ASM_MICROKERNEL_SRCS})
Chester Liu4510c4a2020-12-18 16:12:23 +0800[diff] [blame]5464 ENDIF()
Zhi An Ngb43b47a2021-12-23 16:27:22 -0800[diff] [blame]5465 LIST(APPEND JIT_SRCS "src/f32-gemm/4x8-aarch32-neon-cortex-a55.cc")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5466ENDIF()
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5467IF(XNNPACK_TARGET_PROCESSOR MATCHES "^(aarch64|arm64)$" OR IOS_ARCH MATCHES "^arm64.*")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5468 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEON_MICROKERNEL_SRCS})
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]5469 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONFP16_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5470 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONFMA_MICROKERNEL_SRCS})
5471 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONV8_MICROKERNEL_SRCS})
Marat Dukhanf7182322021-09-09 18:53:46 -0700[diff] [blame]5472 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AARCH64_NEON_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5473 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AARCH64_NEONFP16ARITH_MICROKERNEL_SRCS})
5474 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_NEONDOT_MICROKERNEL_SRCS})
5475 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEON_MICROKERNEL_SRCS})
Marat Dukhan8ff372c2021-09-28 14:43:17 -0700[diff] [blame]5476 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONFP16_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5477 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONFMA_MICROKERNEL_SRCS})
5478 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONV8_MICROKERNEL_SRCS})
Marat Dukhanf7182322021-09-09 18:53:46 -0700[diff] [blame]5479 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AARCH64_NEON_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5480 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AARCH64_NEONFP16ARITH_MICROKERNEL_SRCS})
5481 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_NEONDOT_MICROKERNEL_SRCS})
Chester Liu4510c4a2020-12-18 16:12:23 +0800[diff] [blame]5482 IF(XNNPACK_ENABLE_ASSEMBLY)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5483 LIST(APPEND PROD_MICROKERNEL_SRCS ${AARCH64_ASM_MICROKERNEL_SRCS})
5484 LIST(APPEND ALL_MICROKERNEL_SRCS ${AARCH64_ASM_MICROKERNEL_SRCS})
Chester Liu4510c4a2020-12-18 16:12:23 +0800[diff] [blame]5485 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5486ENDIF()
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5487IF(XNNPACK_TARGET_PROCESSOR MATCHES "^(i[3-6]86|x86_64|AMD64)$" OR IOS_ARCH MATCHES "^(i386|x86_64|AMD64)$")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5488 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_SSE_MICROKERNEL_SRCS})
5489 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_SSE2_MICROKERNEL_SRCS})
5490 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_SSSE3_MICROKERNEL_SRCS})
5491 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_SSE41_MICROKERNEL_SRCS})
5492 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AVX_MICROKERNEL_SRCS})
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]5493 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_F16C_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5494 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_XOP_MICROKERNEL_SRCS})
5495 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_FMA3_MICROKERNEL_SRCS})
5496 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AVX2_MICROKERNEL_SRCS})
5497 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AVX512F_MICROKERNEL_SRCS})
5498 LIST(APPEND PROD_MICROKERNEL_SRCS ${PROD_AVX512SKX_MICROKERNEL_SRCS})
5499 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_SSE_MICROKERNEL_SRCS})
5500 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_SSE2_MICROKERNEL_SRCS})
5501 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_SSSE3_MICROKERNEL_SRCS})
5502 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_SSE41_MICROKERNEL_SRCS})
5503 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AVX_MICROKERNEL_SRCS})
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]5504 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_F16C_MICROKERNEL_SRCS})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5505 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_XOP_MICROKERNEL_SRCS})
5506 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_FMA3_MICROKERNEL_SRCS})
5507 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AVX2_MICROKERNEL_SRCS})
5508 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AVX512F_MICROKERNEL_SRCS})
5509 LIST(APPEND ALL_MICROKERNEL_SRCS ${ALL_AVX512SKX_MICROKERNEL_SRCS})
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5510ENDIF()
5511
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5512ADD_LIBRARY(all_microkernels OBJECT ${ALL_MICROKERNEL_SRCS} ${TABLE_SRCS})
Marat Dukhan599d3db2021-08-03 10:50:53 -0700[diff] [blame]5513ADD_LIBRARY(indirection OBJECT src/indirection.c)
5514ADD_LIBRARY(packing OBJECT src/packing.c)
Zhi An Ngb559fe92021-12-06 09:25:38 -0800[diff] [blame]5515ADD_LIBRARY(jit OBJECT ${JIT_SRCS})
xbwee562112e2021-12-22 12:40:21 +0800[diff] [blame]5516SET_TARGET_PROPERTIES(jit PROPERTIES
xbweef98f58d2021-12-22 18:57:14 +0800[diff] [blame]5517 CXX_STANDARD 11
xbwee562112e2021-12-22 12:40:21 +0800[diff] [blame]5518 CXX_STANDARD_REQUIRED YES
5519 CXX_EXTENSIONS NO)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5520IF(XNNPACK_LIBRARY_TYPE STREQUAL "default")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5521 ADD_LIBRARY(XNNPACK ${COLD_SRCS} ${HOT_SRCS} ${TABLE_SRCS} ${PROD_MICROKERNEL_SRCS})
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5522ELSEIF(XNNPACK_LIBRARY_TYPE STREQUAL "shared")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5523 ADD_LIBRARY(XNNPACK SHARED ${COLD_SRCS} ${HOT_SRCS} ${TABLE_SRCS} ${PROD_MICROKERNEL_SRCS})
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5524ELSEIF(XNNPACK_LIBRARY_TYPE STREQUAL "static")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5525 ADD_LIBRARY(XNNPACK STATIC ${COLD_SRCS} ${HOT_SRCS} ${TABLE_SRCS} ${PROD_MICROKERNEL_SRCS})
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5526ELSE()
5527 MESSAGE(FATAL_ERROR "Unsupported XNNPACK library type \"${XNNPACK_LIBRARY_TYPE}\". Must be \"static\", \"shared\", or \"default\"")
5528ENDIF()
5529SET_TARGET_PROPERTIES(XNNPACK PROPERTIES
5530 C_STANDARD 99
5531 C_EXTENSIONS YES)
Chester Liu5c29c642020-12-30 09:55:57 +0800[diff] [blame]5532IF(CMAKE_SYSTEM_PROCESSOR MATCHES "^armv[5-8]" OR IOS_ARCH MATCHES "^armv7")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5533 SET_PROPERTY(SOURCE ${ALL_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -marm ")
5534 SET_PROPERTY(SOURCE ${ALL_NEON_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv7-a -mfpu=neon ")
Marat Dukhan8ff372c2021-09-28 14:43:17 -0700[diff] [blame]5535 SET_PROPERTY(SOURCE ${ALL_NEONFP16_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv7-a -mfpu=neon-fp16 ")
Marat Dukhan27008092021-12-29 11:30:06 -0800[diff] [blame]5536 # GCC requires -mfp16-format=ieee to define __fp16 type, but Clang doesn't support this option at all.
5537 IF(CMAKE_C_COMPILER_ID STREQUAL "GNU")
5538 SET_PROPERTY(SOURCE ${ALL_NEONFP16_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mfp16-format=ieee ")
5539 ENDIF()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5540 SET_PROPERTY(SOURCE ${ALL_NEONFMA_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv7-a -mfpu=neon-vfpv4 ")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5541 IF(IOS)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5542 SET_PROPERTY(SOURCE ${ALL_NEONV8_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mcpu=cyclone -mtune=generic ")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5543 SET_PROPERTY(SOURCE ${AARCH32_ASM_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -arch ${IOS_ARCH} ")
Marat Dukhan6e8c0ce2021-04-13 14:35:08 -0700[diff] [blame]5544 ELSE()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5545 SET_PROPERTY(SOURCE ${ALL_NEONV8_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8-a -mfpu=neon-fp-armv8 ")
5546 SET_PROPERTY(SOURCE ${ALL_NEONDOT_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8.2-a+dotprod -mfpu=neon-fp-armv8 ")
Frank Barchard9f3f4202021-12-16 18:13:51 -0800[diff] [blame]5547 SET_PROPERTY(SOURCE ${AARCH32_ASM_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8.2-a+dotprod -mfpu=neon-fp-armv8 ")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5548 ENDIF()
peterjc123ae2d0f62020-10-23 11:00:25 +0800[diff] [blame]5549 # Workground the neon detection bug in ARM v8
5550 # Related links:
5551 # https://github.com/android/ndk/issues/910
5552 # https://reviews.llvm.org/D58477
5553 IF(ANDROID_NDK_MAJOR AND ANDROID_NDK_MAJOR LESS 21)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5554 SET_PROPERTY(SOURCE ${ALL_NEONV8_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mfloat-abi=softfp ")
5555 SET_PROPERTY(SOURCE ${ALL_NEONDOT_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mfloat-abi=softfp ")
peterjc123ae2d0f62020-10-23 11:00:25 +0800[diff] [blame]5556 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5557ENDIF()
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5558IF(XNNPACK_TARGET_PROCESSOR MATCHES "^(aarch64|arm64)$" OR IOS_ARCH MATCHES "^arm64.*")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5559 SET_PROPERTY(SOURCE ${ALL_AARCH64_NEONFP16ARITH_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8.2-a+fp16 ")
5560 SET_PROPERTY(SOURCE ${ALL_NEONDOT_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8.2-a+dotprod ")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5561 SET_PROPERTY(SOURCE ${AARCH64_ASM_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -march=armv8.2-a+fp16+dotprod ")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5562 IF(IOS)
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5563 SET_PROPERTY(SOURCE ${AARCH64_ASM_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -arch ${IOS_ARCH} ")
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5564 ENDIF()
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5565 IF(XNNPACK_TARGET_PROCESSOR STREQUAL "arm64" AND CMAKE_HOST_SYSTEM_PROCESSOR STREQUAL "x86_64")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5566 SET_PROPERTY(SOURCE ${AARCH64_ASM_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -arch arm64 ")
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5567 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5568ENDIF()
Nikita Shulga30dbea62020-12-21 13:36:03 -0800[diff] [blame]5569IF(XNNPACK_TARGET_PROCESSOR MATCHES "^(i[3-6]86|x86|x86_64|AMD64)$" OR IOS_ARCH MATCHES "^(i386|x86_64|AMD64)$")
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5570 IF(MSVC)
5571 IF(CMAKE_SYSTEM_PROCESSOR STREQUAL "x86" OR CMAKE_SIZEOF_VOID_P EQUAL 4)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5572 SET_PROPERTY(SOURCE ${ALL_SSE_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:SSE ")
5573 SET_PROPERTY(SOURCE ${ALL_SSE2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:SSE2 ")
5574 SET_PROPERTY(SOURCE ${ALL_SSSE3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:SSE2 ")
5575 SET_PROPERTY(SOURCE ${ALL_SSE41_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:SSE2 ")
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5576 ENDIF()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5577 SET_PROPERTY(SOURCE ${ALL_AVX_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX ")
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]5578 SET_PROPERTY(SOURCE ${ALL_F16C_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX ")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5579 SET_PROPERTY(SOURCE ${ALL_XOP_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX ")
5580 SET_PROPERTY(SOURCE ${ALL_FMA3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX ")
5581 SET_PROPERTY(SOURCE ${ALL_AVX2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX2 ")
5582 SET_PROPERTY(SOURCE ${ALL_AVX512F_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX512 ")
5583 SET_PROPERTY(SOURCE ${ALL_AVX512SKX_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /arch:AVX512 ")
peter65692c72021-08-17 23:41:05 +0800[diff] [blame]5584 IF(CMAKE_CXX_COMPILER_ID STREQUAL "Clang")
5585 SET_PROPERTY(SOURCE ${ALL_SSE_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-msse ")
5586 SET_PROPERTY(SOURCE ${ALL_SSE2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-msse2 ")
5587 SET_PROPERTY(SOURCE ${ALL_SSSE3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mssse3 ")
5588 SET_PROPERTY(SOURCE ${ALL_SSE41_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-msse4.1 ")
5589 SET_PROPERTY(SOURCE ${ALL_AVX_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mavx ")
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]5590 SET_PROPERTY(SOURCE ${ALL_F16C_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mf16c ")
peter65692c72021-08-17 23:41:05 +0800[diff] [blame]5591 SET_PROPERTY(SOURCE ${ALL_XOP_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mxop ")
5592 SET_PROPERTY(SOURCE ${ALL_FMA3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mfma ")
5593 SET_PROPERTY(SOURCE ${ALL_AVX2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mfma -clang:-mavx2 ")
5594 SET_PROPERTY(SOURCE ${ALL_AVX512F_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -clang:-mavx512f ")
5595 SET_PROPERTY(SOURCE ${ALL_AVX512SKX_MICROKERNEL_SRCS} APPEND_STRIDE PROPERTY COMPILE_FLAGS " -clang:-mavx512f -clang:-mavx512cd -clang:-mavx512bw -clang:-mavx512dq -clang:-mavx512vl ")
5596 ENDIF()
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5597 ELSE()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5598 SET_PROPERTY(SOURCE ${ALL_SSE_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -msse ")
5599 SET_PROPERTY(SOURCE ${ALL_SSE2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -msse2 ")
5600 SET_PROPERTY(SOURCE ${ALL_SSSE3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mssse3 ")
5601 SET_PROPERTY(SOURCE ${ALL_SSE41_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -msse4.1 ")
5602 SET_PROPERTY(SOURCE ${ALL_AVX_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mavx ")
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]5603 SET_PROPERTY(SOURCE ${ALL_F16C_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mf16c ")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5604 SET_PROPERTY(SOURCE ${ALL_XOP_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mxop ")
5605 SET_PROPERTY(SOURCE ${ALL_FMA3_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mfma ")
5606 SET_PROPERTY(SOURCE ${ALL_AVX2_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mfma -mavx2 ")
5607 SET_PROPERTY(SOURCE ${ALL_AVX512F_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -mavx512f ")
5608 SET_PROPERTY(SOURCE ${ALL_AVX512SKX_MICROKERNEL_SRCS} APPEND_STRIDE PROPERTY COMPILE_FLAGS " -mavx512f -mavx512cd -mavx512bw -mavx512dq -mavx512vl ")
Marat Dukhan78583c72020-04-26 22:00:43 -0700[diff] [blame]5609 IF(MINGW OR CMAKE_SYSTEM_NAME MATCHES "^(CYGWIN|MSYS)$")
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5610 # Work-around for https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65782
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5611 SET_PROPERTY(SOURCE ${ALL_AVX512F_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -fno-asynchronous-unwind-tables ")
5612 SET_PROPERTY(SOURCE ${ALL_AVX512SKX_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -fno-asynchronous-unwind-tables ")
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5613 ENDIF()
Yasuhiro Matsumoto081b77c2020-03-02 10:20:53 +0900[diff] [blame]5614 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5615ENDIF()
Marat Dukhan5fd403b2020-06-23 17:43:48 -0700[diff] [blame]5616TARGET_COMPILE_DEFINITIONS(XNNPACK PRIVATE "XNN_LOG_LEVEL=$<$<CONFIG:Debug>:5>$<$<NOT:$<CONFIG:Debug>>:0>")
Marat Dukhan1e9c5ac2021-12-21 14:59:17 -0800[diff] [blame]5617TARGET_COMPILE_DEFINITIONS(jit PRIVATE "XNN_LOG_LEVEL=$<$<CONFIG:Debug>:5>$<$<NOT:$<CONFIG:Debug>>:0>")
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5618IF(MSVC)
Marat Dukhanf196d012020-04-15 11:50:03 -0700[diff] [blame]5619 # Even though MSVC has __restrict, it can't be used in all the same contexts as the C99 restrict keyword
5620 TARGET_COMPILE_DEFINITIONS(XNNPACK PRIVATE "restrict=")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5621 TARGET_COMPILE_DEFINITIONS(all_microkernels PRIVATE "restrict=")
5622 TARGET_COMPILE_DEFINITIONS(packing PRIVATE "restrict=")
5623 TARGET_COMPILE_DEFINITIONS(indirection PRIVATE "restrict=")
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5624 IF(${CMAKE_VERSION} VERSION_LESS "3.8.0")
peterjc12360a3b192020-10-22 12:01:20 +0800[diff] [blame]5625 IF(NOT CMAKE_BUILD_TYPE STREQUAL "Debug")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5626 SET_PROPERTY(SOURCE ${ALL_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /O2 ")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5627 SET_PROPERTY(SOURCE ${HOT_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /O2 ")
5628 SET_PROPERTY(SOURCE ${COLD_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " /O1 ")
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5629 ENDIF()
5630 ELSE()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5631 SET_PROPERTY(SOURCE ${ALL_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: /O2 >")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5632 SET_PROPERTY(SOURCE ${HOT_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: /O2 >")
5633 SET_PROPERTY(SOURCE ${COLD_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: /O1 >")
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5634 ENDIF()
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5635ELSE()
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5636 IF(${CMAKE_VERSION} VERSION_LESS "3.8.0")
5637 IF(NOT CMAKE_BUILD_TYPE STREQUAL "Debug")
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5638 SET_PROPERTY(SOURCE ${ALL_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -O2 ")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5639 SET_PROPERTY(SOURCE ${HOT_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -O2 ")
5640 SET_PROPERTY(SOURCE ${COLD_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS " -Os ")
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5641 ENDIF()
5642 ELSE()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5643 SET_PROPERTY(SOURCE ${ALL_MICROKERNEL_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: -O2 >")
Marat Dukhandb3b0a72021-07-27 08:58:01 -0700[diff] [blame]5644 SET_PROPERTY(SOURCE ${HOT_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: -O2 >")
5645 SET_PROPERTY(SOURCE ${COLD_SRCS} APPEND_STRING PROPERTY COMPILE_FLAGS "$<$<NOT:$<CONFIG:Debug>>: -Os >")
peterjc123c371be12020-10-22 11:59:18 +0800[diff] [blame]5646 ENDIF()
Marat Dukhan7795c3a2020-04-14 20:45:36 -0700[diff] [blame]5647ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5648
5649TARGET_INCLUDE_DIRECTORIES(XNNPACK PUBLIC include)
5650TARGET_INCLUDE_DIRECTORIES(XNNPACK PRIVATE src)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5651TARGET_INCLUDE_DIRECTORIES(all_microkernels PRIVATE include src)
5652TARGET_INCLUDE_DIRECTORIES(packing PRIVATE include src)
5653TARGET_INCLUDE_DIRECTORIES(indirection PRIVATE include src)
Zhi An Ngb559fe92021-12-06 09:25:38 -0800[diff] [blame]5654TARGET_INCLUDE_DIRECTORIES(jit PRIVATE include src)
Marat Dukhan6ae741a2020-04-13 02:33:53 -0700[diff] [blame]5655IF(WIN32)
5656 # Target Windows 7+ API
5657 TARGET_COMPILE_DEFINITIONS(XNNPACK PRIVATE _WIN32_WINNT=0x0601)
5658ENDIF()
Ashkan Aliabadid255a312019-12-03 12:44:34 -0800[diff] [blame]5659SET_TARGET_PROPERTIES(XNNPACK PROPERTIES PUBLIC_HEADER include/xnnpack.h)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5660
Marat Dukhan43130882020-03-12 22:33:07 -0700[diff] [blame]5661# ---[ Find libm
5662FIND_LIBRARY(LIBM m)
5663IF(LIBM)
5664 TARGET_LINK_LIBRARIES(XNNPACK PRIVATE ${LIBM})
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5665 TARGET_LINK_LIBRARIES(all_microkernels PRIVATE ${LIBM})
Marat Dukhan43130882020-03-12 22:33:07 -0700[diff] [blame]5666ENDIF()
5667
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5668# ---[ Configure clog
5669IF(NOT TARGET clog)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]5670 IF(NOT XNNPACK_USE_SYSTEM_LIBS)
5671 SET(CLOG_BUILD_TESTS OFF CACHE BOOL "")
5672 SET(CLOG_RUNTIME_TYPE "${CPUINFO_RUNTIME_TYPE}" CACHE STRING "")
5673 ADD_SUBDIRECTORY(
5674 "${CLOG_SOURCE_DIR}/deps/clog"
5675 "${CMAKE_BINARY_DIR}/clog")
5676 # We build static version of clog but a dynamic library may indirectly depend on it
5677 SET_PROPERTY(TARGET clog PROPERTY POSITION_INDEPENDENT_CODE ON)
5678 ELSE()
5679 ADD_LIBRARY(clog STATIC IMPORTED)
5680 FIND_LIBRARY(CLOG_LIBRARY clog)
5681 IF(NOT CLOG_LIBRARY)
5682 MESSAGE(FATAL_ERROR "Cannot find clog")
5683 ENDIF()
5684 SET_PROPERTY(TARGET clog PROPERTY IMPORTED_LOCATION "${CLOG_LIBRARY}")
5685 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5686ENDIF()
5687TARGET_LINK_LIBRARIES(XNNPACK PRIVATE clog)
Marat Dukhan1e9c5ac2021-12-21 14:59:17 -0800[diff] [blame]5688TARGET_LINK_LIBRARIES(jit PRIVATE clog)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5689
5690# ---[ Configure cpuinfo
5691IF(NOT TARGET cpuinfo)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]5692 IF(NOT XNNPACK_USE_SYSTEM_LIBS)
5693 SET(CPUINFO_BUILD_TOOLS OFF CACHE BOOL "")
5694 SET(CPUINFO_BUILD_UNIT_TESTS OFF CACHE BOOL "")
5695 SET(CPUINFO_BUILD_MOCK_TESTS OFF CACHE BOOL "")
5696 SET(CPUINFO_BUILD_BENCHMARKS OFF CACHE BOOL "")
5697 ADD_SUBDIRECTORY(
5698 "${CPUINFO_SOURCE_DIR}"
5699 "${CMAKE_BINARY_DIR}/cpuinfo")
5700 ELSE()
5701 ADD_LIBRARY(cpuinfo SHARED IMPORTED)
5702 FIND_LIBRARY(CPUINFO_LIBRARY cpuinfo)
5703 IF(NOT CPUINFO_LIBRARY)
5704 MESSAGE(FATAL_ERROR "Cannot find cpuinfo")
5705 ENDIF()
5706 SET_PROPERTY(TARGET cpuinfo PROPERTY IMPORTED_LOCATION "${CPUINFO_LIBRARY}")
5707 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5708ENDIF()
5709TARGET_LINK_LIBRARIES(XNNPACK PRIVATE cpuinfo)
5710
5711# ---[ Configure pthreadpool
5712IF(NOT TARGET pthreadpool)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]5713 IF(NOT XNNPACK_USE_SYSTEM_LIBS)
5714 SET(PTHREADPOOL_BUILD_TESTS OFF CACHE BOOL "")
5715 SET(PTHREADPOOL_BUILD_BENCHMARKS OFF CACHE BOOL "")
5716 SET(PTHREADPOOL_ALLOW_DEPRECATED_API OFF CACHE BOOL "")
5717 ADD_SUBDIRECTORY(
5718 "${PTHREADPOOL_SOURCE_DIR}"
5719 "${CMAKE_BINARY_DIR}/pthreadpool")
5720 ELSE()
5721 ADD_LIBRARY(pthreadpool SHARED IMPORTED)
5722 FIND_LIBRARY(PTHREADPOOL_LIBRARY pthreadpool)
5723 IF(NOT PTHREADPOOL_LIBRARY)
5724 MESSAGE(FATAL_ERROR "Cannot find pthreadpool")
5725 ENDIF()
5726 SET_PROPERTY(TARGET pthreadpool PROPERTY IMPORTED_LOCATION "${PTHREADPOOL_LIBRARY}")
5727 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5728ENDIF()
5729TARGET_LINK_LIBRARIES(XNNPACK PUBLIC pthreadpool)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5730TARGET_LINK_LIBRARIES(all_microkernels PRIVATE pthreadpool)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5731TARGET_LINK_LIBRARIES(indirection PRIVATE pthreadpool)
Marat Dukhan1e9c5ac2021-12-21 14:59:17 -0800[diff] [blame]5732TARGET_LINK_LIBRARIES(jit PRIVATE pthreadpool)
5733TARGET_LINK_LIBRARIES(packing PRIVATE pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5734
5735# ---[ Configure FXdiv
5736IF(NOT TARGET fxdiv)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]5737 IF(NOT XNNPACK_USE_SYSTEM_LIBS)
5738 SET(FXDIV_BUILD_TESTS OFF CACHE BOOL "")
5739 SET(FXDIV_BUILD_BENCHMARKS OFF CACHE BOOL "")
5740 ADD_SUBDIRECTORY(
5741 "${FXDIV_SOURCE_DIR}"
5742 "${CMAKE_BINARY_DIR}/FXdiv")
5743 ELSE()
5744 FIND_FILE(FXDIV_HDR fxdiv.h PATH_SUFFIXES include)
5745 IF(NOT FXDIV_HDR)
5746 MESSAGE(FATAL_ERROR "Cannot find fxdiv")
5747 ENDIF()
5748 ADD_LIBRARY(fxdiv STATIC "${FXDIV_HDR}")
5749 SET_PROPERTY(TARGET fxdiv PROPERTY LINKER_LANGUAGE C)
5750 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5751ENDIF()
5752TARGET_LINK_LIBRARIES(XNNPACK PRIVATE fxdiv)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5753TARGET_LINK_LIBRARIES(all_microkernels PRIVATE fxdiv)
5754TARGET_LINK_LIBRARIES(indirection PRIVATE fxdiv)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5755
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5756# ---[ Configure FP16
5757IF(NOT TARGET fp16)
Mo Zhou6cafcdb2020-04-26 10:41:41 +0800[diff] [blame]5758 IF(NOT XNNPACK_USE_SYSTEM_LIBS)
5759 SET(FP16_BUILD_TESTS OFF CACHE BOOL "")
5760 SET(FP16_BUILD_BENCHMARKS OFF CACHE BOOL "")
5761 ADD_SUBDIRECTORY(
5762 "${FP16_SOURCE_DIR}"
5763 "${CMAKE_BINARY_DIR}/FP16")
5764 ELSE()
5765 FIND_FILE(FP16_HDR fp16.h PATH_SUFFIXES include)
5766 IF(NOT FP16_HDR)
5767 MESSAGE(FATAL_ERROR "Cannot find fp16")
5768 ENDIF()
5769 ADD_LIBRARY(fp16 STATIC "${FP16_HDR}")
5770 SET_PROPERTY(TARGET fp16 PROPERTY LINKER_LANGUAGE C)
5771 ENDIF()
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5772ENDIF()
5773TARGET_LINK_LIBRARIES(XNNPACK PRIVATE fp16)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]5774TARGET_LINK_LIBRARIES(all_microkernels PRIVATE fp16)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5775
5776INSTALL(TARGETS XNNPACK
5777 LIBRARY DESTINATION ${CMAKE_INSTALL_LIBDIR}
5778 ARCHIVE DESTINATION ${CMAKE_INSTALL_LIBDIR}
5779 PUBLIC_HEADER DESTINATION ${CMAKE_INSTALL_INCLUDEDIR})
5780
5781# ---[ XNNPACK unit tests
5782IF(XNNPACK_BUILD_TESTS)
5783 # ---[ Build google test
5784 IF(NOT TARGET gtest)
5785 SET(gtest_force_shared_crt ON CACHE BOOL "" FORCE)
5786 ADD_SUBDIRECTORY(
5787 "${GOOGLETEST_SOURCE_DIR}"
5788 "${CMAKE_BINARY_DIR}/googletest")
5789 ENDIF()
5790
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]5791 # ---[ Build size tests
5792
Marat Dukhan43130882020-03-12 22:33:07 -0700[diff] [blame]5793 ADD_EXECUTABLE(operator-size-test test/operator-size.c)
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]5794 SET_TARGET_PROPERTIES(operator-size-test PROPERTIES
5795 C_STANDARD 99
5796 C_EXTENSIONS NO)
5797 TARGET_LINK_LIBRARIES(operator-size-test PRIVATE XNNPACK)
5798
Marat Dukhan43130882020-03-12 22:33:07 -0700[diff] [blame]5799 ADD_EXECUTABLE(subgraph-size-test test/subgraph-size.c)
Marat Dukhan20c3b922020-03-10 03:45:06 -0700[diff] [blame]5800 SET_TARGET_PROPERTIES(subgraph-size-test PROPERTIES
5801 C_STANDARD 99
5802 C_EXTENSIONS NO)
5803 TARGET_LINK_LIBRARIES(subgraph-size-test PRIVATE XNNPACK)
5804
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5805 # ---[ Build operator-level unit tests
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]5806 ADD_EXECUTABLE(abs-nc-test test/abs-nc.cc)
5807 SET_TARGET_PROPERTIES(abs-nc-test PROPERTIES
5808 CXX_STANDARD 11
5809 CXX_STANDARD_REQUIRED YES
5810 CXX_EXTENSIONS NO)
5811 TARGET_INCLUDE_DIRECTORIES(abs-nc-test PRIVATE src test)
5812 TARGET_LINK_LIBRARIES(abs-nc-test PRIVATE XNNPACK gtest gtest_main)
5813 ADD_TEST(abs-nc-test abs-nc-test)
5814
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]5815 ADD_EXECUTABLE(add-nd-test test/add-nd.cc)
5816 SET_TARGET_PROPERTIES(add-nd-test PROPERTIES
5817 CXX_STANDARD 11
5818 CXX_STANDARD_REQUIRED YES
5819 CXX_EXTENSIONS NO)
5820 TARGET_INCLUDE_DIRECTORIES(add-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]5821 TARGET_LINK_LIBRARIES(add-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanb1a0fc32019-12-02 19:32:02 -0800[diff] [blame]5822 ADD_TEST(add-nd-test add-nd-test)
5823
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5824 ADD_EXECUTABLE(argmax-pooling-nhwc-test test/argmax-pooling-nhwc.cc)
5825 SET_TARGET_PROPERTIES(argmax-pooling-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5826 CXX_STANDARD 11
5827 CXX_STANDARD_REQUIRED YES
5828 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5829 TARGET_INCLUDE_DIRECTORIES(argmax-pooling-nhwc-test PRIVATE src test)
5830 TARGET_LINK_LIBRARIES(argmax-pooling-nhwc-test PRIVATE XNNPACK gtest gtest_main)
5831 ADD_TEST(argmax-pooling-nhwc-test argmax-pooling-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5832
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5833 ADD_EXECUTABLE(average-pooling-nhwc-test test/average-pooling-nhwc.cc)
5834 SET_TARGET_PROPERTIES(average-pooling-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5835 CXX_STANDARD 11
5836 CXX_STANDARD_REQUIRED YES
5837 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5838 TARGET_INCLUDE_DIRECTORIES(average-pooling-nhwc-test PRIVATE src test)
5839 TARGET_LINK_LIBRARIES(average-pooling-nhwc-test PRIVATE XNNPACK gtest gtest_main)
5840 ADD_TEST(average-pooling-nhwc-test average-pooling-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5841
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]5842 ADD_EXECUTABLE(bankers-rounding-nc-test test/bankers-rounding-nc.cc)
5843 SET_TARGET_PROPERTIES(bankers-rounding-nc-test PROPERTIES
5844 CXX_STANDARD 11
5845 CXX_STANDARD_REQUIRED YES
5846 CXX_EXTENSIONS NO)
5847 TARGET_INCLUDE_DIRECTORIES(bankers-rounding-nc-test PRIVATE src test)
5848 TARGET_LINK_LIBRARIES(bankers-rounding-nc-test PRIVATE XNNPACK gtest gtest_main)
5849 ADD_TEST(bankers-rounding-nc-test bankers-rounding-nc-test)
5850
5851 ADD_EXECUTABLE(ceiling-nc-test test/ceiling-nc.cc)
5852 SET_TARGET_PROPERTIES(ceiling-nc-test PROPERTIES
5853 CXX_STANDARD 11
5854 CXX_STANDARD_REQUIRED YES
5855 CXX_EXTENSIONS NO)
5856 TARGET_INCLUDE_DIRECTORIES(ceiling-nc-test PRIVATE src test)
5857 TARGET_LINK_LIBRARIES(ceiling-nc-test PRIVATE XNNPACK gtest gtest_main)
5858 ADD_TEST(ceiling-nc-test ceiling-nc-test)
5859
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5860 ADD_EXECUTABLE(channel-shuffle-nc-test test/channel-shuffle-nc.cc)
5861 SET_TARGET_PROPERTIES(channel-shuffle-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5862 CXX_STANDARD 11
5863 CXX_STANDARD_REQUIRED YES
5864 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5865 TARGET_INCLUDE_DIRECTORIES(channel-shuffle-nc-test PRIVATE src test)
5866 TARGET_LINK_LIBRARIES(channel-shuffle-nc-test PRIVATE XNNPACK gtest gtest_main)
5867 ADD_TEST(channel-shuffle-nc-test channel-shuffle-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5868
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5869 ADD_EXECUTABLE(clamp-nc-test test/clamp-nc.cc)
5870 SET_TARGET_PROPERTIES(clamp-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5871 CXX_STANDARD 11
5872 CXX_STANDARD_REQUIRED YES
5873 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5874 TARGET_INCLUDE_DIRECTORIES(clamp-nc-test PRIVATE src test)
5875 TARGET_LINK_LIBRARIES(clamp-nc-test PRIVATE XNNPACK gtest gtest_main)
5876 ADD_TEST(clamp-nc-test clamp-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5877
Marat Dukhan065b11e2020-05-22 09:49:41 -0700[diff] [blame]5878 ADD_EXECUTABLE(constant-pad-nd-test test/constant-pad-nd.cc)
5879 SET_TARGET_PROPERTIES(constant-pad-nd-test PROPERTIES
5880 CXX_STANDARD 11
5881 CXX_STANDARD_REQUIRED YES
5882 CXX_EXTENSIONS NO)
5883 TARGET_INCLUDE_DIRECTORIES(constant-pad-nd-test PRIVATE src test)
5884 TARGET_LINK_LIBRARIES(constant-pad-nd-test PRIVATE XNNPACK gtest gtest_main)
5885 ADD_TEST(constant-pad-nd-test constant-pad-nd-test)
5886
Marat Dukhanaf2ba002021-10-24 14:21:41 -0700[diff] [blame]5887 ADD_EXECUTABLE(convert-nc-test test/convert-nc.cc)
5888 SET_TARGET_PROPERTIES(convert-nc-test PROPERTIES
5889 CXX_STANDARD 11
5890 CXX_STANDARD_REQUIRED YES
5891 CXX_EXTENSIONS YES)
5892 TARGET_INCLUDE_DIRECTORIES(convert-nc-test PRIVATE src test)
5893 TARGET_LINK_LIBRARIES(convert-nc-test PRIVATE XNNPACK fp16 gtest gtest_main)
5894 ADD_TEST(convert-nc-test convert-nc-test)
5895
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5896 ADD_EXECUTABLE(convolution-nhwc-test test/convolution-nhwc.cc)
5897 SET_TARGET_PROPERTIES(convolution-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5898 CXX_STANDARD 11
5899 CXX_STANDARD_REQUIRED YES
Marat Dukhan258b6392021-06-29 19:18:09 -0700[diff] [blame]5900 CXX_EXTENSIONS YES)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5901 TARGET_INCLUDE_DIRECTORIES(convolution-nhwc-test PRIVATE src test)
Frank Barchard49b4dcc2020-06-26 14:07:19 -0700[diff] [blame]5902 TARGET_LINK_LIBRARIES(convolution-nhwc-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5903 ADD_TEST(convolution-nhwc-test convolution-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5904
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5905 ADD_EXECUTABLE(convolution-nchw-test test/convolution-nchw.cc)
5906 SET_TARGET_PROPERTIES(convolution-nchw-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5907 CXX_STANDARD 11
5908 CXX_STANDARD_REQUIRED YES
Marat Dukhan258b6392021-06-29 19:18:09 -0700[diff] [blame]5909 CXX_EXTENSIONS YES)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5910 TARGET_INCLUDE_DIRECTORIES(convolution-nchw-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]5911 TARGET_LINK_LIBRARIES(convolution-nchw-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5912 ADD_TEST(convolution-nchw-test convolution-nchw-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5913
Marat Dukhan4e21b272020-06-04 18:45:01 -0700[diff] [blame]5914 ADD_EXECUTABLE(copy-nc-test test/copy-nc.cc)
5915 SET_TARGET_PROPERTIES(copy-nc-test PROPERTIES
5916 CXX_STANDARD 11
5917 CXX_STANDARD_REQUIRED YES
5918 CXX_EXTENSIONS NO)
5919 TARGET_INCLUDE_DIRECTORIES(copy-nc-test PRIVATE src test)
5920 TARGET_LINK_LIBRARIES(copy-nc-test PRIVATE XNNPACK gtest gtest_main)
5921 ADD_TEST(copy-nc-test copy-nc-test)
5922
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5923 ADD_EXECUTABLE(deconvolution-nhwc-test test/deconvolution-nhwc.cc)
5924 SET_TARGET_PROPERTIES(deconvolution-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5925 CXX_STANDARD 11
5926 CXX_STANDARD_REQUIRED YES
5927 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5928 TARGET_INCLUDE_DIRECTORIES(deconvolution-nhwc-test PRIVATE src test)
5929 TARGET_LINK_LIBRARIES(deconvolution-nhwc-test PRIVATE XNNPACK gtest gtest_main)
5930 ADD_TEST(deconvolution-nhwc-test deconvolution-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5931
Marat Dukhan188d1042020-11-24 23:39:40 -0800[diff] [blame]5932 ADD_EXECUTABLE(depth-to-space-nchw2nhwc-test test/depth-to-space-nchw2nhwc.cc)
5933 SET_TARGET_PROPERTIES(depth-to-space-nchw2nhwc-test PROPERTIES
Artsiom Ablavatski0f1dc182020-11-05 19:21:50 -0800[diff] [blame]5934 CXX_STANDARD 11
5935 CXX_STANDARD_REQUIRED YES
5936 CXX_EXTENSIONS NO)
Marat Dukhan188d1042020-11-24 23:39:40 -0800[diff] [blame]5937 TARGET_INCLUDE_DIRECTORIES(depth-to-space-nchw2nhwc-test PRIVATE src test)
5938 TARGET_LINK_LIBRARIES(depth-to-space-nchw2nhwc-test PRIVATE XNNPACK gtest gtest_main)
5939 ADD_TEST(depth-to-space-nchw2nhwc-test depth-to-space-nchw2nhwc-test)
Artsiom Ablavatski0f1dc182020-11-05 19:21:50 -0800[diff] [blame]5940
Marat Dukhan0e521172020-11-25 13:10:04 -0800[diff] [blame]5941 ADD_EXECUTABLE(depth-to-space-nhwc-test test/depth-to-space-nhwc.cc)
5942 SET_TARGET_PROPERTIES(depth-to-space-nhwc-test PROPERTIES
5943 CXX_STANDARD 11
5944 CXX_STANDARD_REQUIRED YES
5945 CXX_EXTENSIONS NO)
5946 TARGET_INCLUDE_DIRECTORIES(depth-to-space-nhwc-test PRIVATE src test)
5947 TARGET_LINK_LIBRARIES(depth-to-space-nhwc-test PRIVATE XNNPACK gtest gtest_main)
5948 ADD_TEST(depth-to-space-nhwc-test depth-to-space-nhwc-test)
5949
Marat Dukhan69180502019-12-06 15:00:31 -0800[diff] [blame]5950 ADD_EXECUTABLE(divide-nd-test test/divide-nd.cc)
5951 SET_TARGET_PROPERTIES(divide-nd-test PROPERTIES
5952 CXX_STANDARD 11
5953 CXX_STANDARD_REQUIRED YES
5954 CXX_EXTENSIONS NO)
5955 TARGET_INCLUDE_DIRECTORIES(divide-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]5956 TARGET_LINK_LIBRARIES(divide-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhan69180502019-12-06 15:00:31 -0800[diff] [blame]5957 ADD_TEST(divide-nd-test divide-nd-test)
5958
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -0800[diff] [blame]5959 ADD_EXECUTABLE(elu-nc-test test/elu-nc.cc)
5960 SET_TARGET_PROPERTIES(elu-nc-test PROPERTIES
5961 CXX_STANDARD 11
5962 CXX_STANDARD_REQUIRED YES
5963 CXX_EXTENSIONS NO)
5964 TARGET_INCLUDE_DIRECTORIES(elu-nc-test PRIVATE src test)
5965 TARGET_LINK_LIBRARIES(elu-nc-test PRIVATE XNNPACK gtest gtest_main)
5966 ADD_TEST(elu-nc-test elu-nc-test)
5967
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5968 ADD_EXECUTABLE(fully-connected-nc-test test/fully-connected-nc.cc)
5969 SET_TARGET_PROPERTIES(fully-connected-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5970 CXX_STANDARD 11
5971 CXX_STANDARD_REQUIRED YES
5972 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5973 TARGET_INCLUDE_DIRECTORIES(fully-connected-nc-test PRIVATE src test)
Marat Dukhanddb3d162021-10-25 17:05:51 -0700[diff] [blame]5974 TARGET_LINK_LIBRARIES(fully-connected-nc-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5975 ADD_TEST(fully-connected-nc-test fully-connected-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5976
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]5977 ADD_EXECUTABLE(floor-nc-test test/floor-nc.cc)
5978 SET_TARGET_PROPERTIES(floor-nc-test PROPERTIES
5979 CXX_STANDARD 11
5980 CXX_STANDARD_REQUIRED YES
5981 CXX_EXTENSIONS NO)
5982 TARGET_INCLUDE_DIRECTORIES(floor-nc-test PRIVATE src test)
5983 TARGET_LINK_LIBRARIES(floor-nc-test PRIVATE XNNPACK gtest gtest_main)
5984 ADD_TEST(floor-nc-test floor-nc-test)
5985
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5986 ADD_EXECUTABLE(global-average-pooling-nwc-test test/global-average-pooling-nwc.cc)
5987 SET_TARGET_PROPERTIES(global-average-pooling-nwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5988 CXX_STANDARD 11
5989 CXX_STANDARD_REQUIRED YES
5990 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5991 TARGET_INCLUDE_DIRECTORIES(global-average-pooling-nwc-test PRIVATE src test)
Marat Dukhanef61d022020-06-19 13:54:49 -0700[diff] [blame]5992 TARGET_LINK_LIBRARIES(global-average-pooling-nwc-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5993 ADD_TEST(global-average-pooling-nwc-test global-average-pooling-nwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5994
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]5995 ADD_EXECUTABLE(global-average-pooling-ncw-test test/global-average-pooling-ncw.cc)
5996 SET_TARGET_PROPERTIES(global-average-pooling-ncw-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]5997 CXX_STANDARD 11
5998 CXX_STANDARD_REQUIRED YES
5999 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6000 TARGET_INCLUDE_DIRECTORIES(global-average-pooling-ncw-test PRIVATE src test)
Marat Dukhan5fd403b2020-06-23 17:43:48 -0700[diff] [blame]6001 TARGET_LINK_LIBRARIES(global-average-pooling-ncw-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6002 ADD_TEST(global-average-pooling-ncw-test global-average-pooling-ncw-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6003
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6004 ADD_EXECUTABLE(hardswish-nc-test test/hardswish-nc.cc)
6005 SET_TARGET_PROPERTIES(hardswish-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6006 CXX_STANDARD 11
6007 CXX_STANDARD_REQUIRED YES
6008 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6009 TARGET_INCLUDE_DIRECTORIES(hardswish-nc-test PRIVATE src test)
Marat Dukhanae24dfc2020-09-23 17:12:45 -0700[diff] [blame]6010 TARGET_LINK_LIBRARIES(hardswish-nc-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6011 ADD_TEST(hardswish-nc-test hardswish-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6012
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6013 ADD_EXECUTABLE(leaky-relu-nc-test test/leaky-relu-nc.cc)
6014 SET_TARGET_PROPERTIES(leaky-relu-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6015 CXX_STANDARD 11
6016 CXX_STANDARD_REQUIRED YES
6017 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6018 TARGET_INCLUDE_DIRECTORIES(leaky-relu-nc-test PRIVATE src test)
6019 TARGET_LINK_LIBRARIES(leaky-relu-nc-test PRIVATE XNNPACK gtest gtest_main)
6020 ADD_TEST(leaky-relu-nc-test leaky-relu-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6021
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6022 ADD_EXECUTABLE(max-pooling-nhwc-test test/max-pooling-nhwc.cc)
6023 SET_TARGET_PROPERTIES(max-pooling-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6024 CXX_STANDARD 11
6025 CXX_STANDARD_REQUIRED YES
6026 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6027 TARGET_INCLUDE_DIRECTORIES(max-pooling-nhwc-test PRIVATE src test)
6028 TARGET_LINK_LIBRARIES(max-pooling-nhwc-test PRIVATE XNNPACK gtest gtest_main)
6029 ADD_TEST(max-pooling-nhwc-test max-pooling-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6030
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6031 ADD_EXECUTABLE(maximum-nd-test test/maximum-nd.cc)
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]6032 SET_TARGET_PROPERTIES(maximum-nd-test PROPERTIES
6033 CXX_STANDARD 11
6034 CXX_STANDARD_REQUIRED YES
6035 CXX_EXTENSIONS NO)
6036 TARGET_INCLUDE_DIRECTORIES(maximum-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6037 TARGET_LINK_LIBRARIES(maximum-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]6038 ADD_TEST(maximum-nd-test maximum-nd-test)
6039
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6040 ADD_EXECUTABLE(minimum-nd-test test/minimum-nd.cc)
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]6041 SET_TARGET_PROPERTIES(minimum-nd-test PROPERTIES
6042 CXX_STANDARD 11
6043 CXX_STANDARD_REQUIRED YES
6044 CXX_EXTENSIONS NO)
6045 TARGET_INCLUDE_DIRECTORIES(minimum-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6046 TARGET_LINK_LIBRARIES(minimum-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhan79e7f842019-12-05 14:35:50 -0800[diff] [blame]6047 ADD_TEST(minimum-nd-test minimum-nd-test)
6048
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6049 ADD_EXECUTABLE(multiply-nd-test test/multiply-nd.cc)
6050 SET_TARGET_PROPERTIES(multiply-nd-test PROPERTIES
Marat Dukhan9d501d52019-11-16 02:30:50 -0800[diff] [blame]6051 CXX_STANDARD 11
6052 CXX_STANDARD_REQUIRED YES
6053 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6054 TARGET_INCLUDE_DIRECTORIES(multiply-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6055 TARGET_LINK_LIBRARIES(multiply-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6056 ADD_TEST(multiply-nd-test multiply-nd-test)
Marat Dukhan9d501d52019-11-16 02:30:50 -0800[diff] [blame]6057
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]6058 ADD_EXECUTABLE(negate-nc-test test/negate-nc.cc)
6059 SET_TARGET_PROPERTIES(negate-nc-test PROPERTIES
6060 CXX_STANDARD 11
6061 CXX_STANDARD_REQUIRED YES
6062 CXX_EXTENSIONS NO)
6063 TARGET_INCLUDE_DIRECTORIES(negate-nc-test PRIVATE src test)
6064 TARGET_LINK_LIBRARIES(negate-nc-test PRIVATE XNNPACK gtest gtest_main)
6065 ADD_TEST(negate-nc-test negate-nc-test)
6066
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6067 ADD_EXECUTABLE(prelu-nc-test test/prelu-nc.cc)
6068 SET_TARGET_PROPERTIES(prelu-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6069 CXX_STANDARD 11
6070 CXX_STANDARD_REQUIRED YES
6071 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6072 TARGET_INCLUDE_DIRECTORIES(prelu-nc-test PRIVATE src test)
6073 TARGET_LINK_LIBRARIES(prelu-nc-test PRIVATE XNNPACK gtest gtest_main)
6074 ADD_TEST(prelu-nc-test prelu-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6075
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6076 ADD_EXECUTABLE(resize-bilinear-nhwc-test test/resize-bilinear-nhwc.cc)
6077 SET_TARGET_PROPERTIES(resize-bilinear-nhwc-test PROPERTIES
Marat Dukhan69722492019-11-11 19:55:50 -0800[diff] [blame]6078 CXX_STANDARD 11
6079 CXX_STANDARD_REQUIRED YES
6080 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6081 TARGET_INCLUDE_DIRECTORIES(resize-bilinear-nhwc-test PRIVATE src test)
6082 TARGET_LINK_LIBRARIES(resize-bilinear-nhwc-test PRIVATE XNNPACK gtest gtest_main)
6083 ADD_TEST(resize-bilinear-nhwc-test resize-bilinear-nhwc-test)
Marat Dukhan69722492019-11-11 19:55:50 -0800[diff] [blame]6084
Artsiom Ablavatski97918102020-10-27 15:52:59 -0700[diff] [blame]6085 ADD_EXECUTABLE(resize-bilinear-nchw-test test/resize-bilinear-nchw.cc)
6086 SET_TARGET_PROPERTIES(resize-bilinear-nchw-test PROPERTIES
6087 CXX_STANDARD 11
6088 CXX_STANDARD_REQUIRED YES
6089 CXX_EXTENSIONS NO)
6090 TARGET_INCLUDE_DIRECTORIES(resize-bilinear-nchw-test PRIVATE src test)
6091 TARGET_LINK_LIBRARIES(resize-bilinear-nchw-test PRIVATE XNNPACK gtest gtest_main)
6092 ADD_TEST(resize-bilinear-nchw-test resize-bilinear-nchw-test)
6093
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6094 ADD_EXECUTABLE(sigmoid-nc-test test/sigmoid-nc.cc)
6095 SET_TARGET_PROPERTIES(sigmoid-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6096 CXX_STANDARD 11
6097 CXX_STANDARD_REQUIRED YES
6098 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6099 TARGET_INCLUDE_DIRECTORIES(sigmoid-nc-test PRIVATE src test)
6100 TARGET_LINK_LIBRARIES(sigmoid-nc-test PRIVATE XNNPACK gtest gtest_main)
6101 ADD_TEST(sigmoid-nc-test sigmoid-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6102
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]6103 ADD_EXECUTABLE(softmax-nc-test test/softmax-nc.cc)
6104 SET_TARGET_PROPERTIES(softmax-nc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6105 CXX_STANDARD 11
6106 CXX_STANDARD_REQUIRED YES
6107 CXX_EXTENSIONS NO)
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]6108 TARGET_INCLUDE_DIRECTORIES(softmax-nc-test PRIVATE src test)
6109 TARGET_LINK_LIBRARIES(softmax-nc-test PRIVATE XNNPACK gtest gtest_main)
6110 ADD_TEST(softmax-nc-test softmax-nc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6111
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]6112 ADD_EXECUTABLE(square-nc-test test/square-nc.cc)
6113 SET_TARGET_PROPERTIES(square-nc-test PROPERTIES
6114 CXX_STANDARD 11
6115 CXX_STANDARD_REQUIRED YES
6116 CXX_EXTENSIONS NO)
6117 TARGET_INCLUDE_DIRECTORIES(square-nc-test PRIVATE src test)
6118 TARGET_LINK_LIBRARIES(square-nc-test PRIVATE XNNPACK gtest gtest_main)
6119 ADD_TEST(square-nc-test square-nc-test)
6120
Marat Dukhan6804bbd2020-06-30 19:26:11 -0700[diff] [blame]6121 ADD_EXECUTABLE(square-root-nc-test test/square-root-nc.cc)
6122 SET_TARGET_PROPERTIES(square-root-nc-test PROPERTIES
6123 CXX_STANDARD 11
6124 CXX_STANDARD_REQUIRED YES
6125 CXX_EXTENSIONS NO)
6126 TARGET_INCLUDE_DIRECTORIES(square-root-nc-test PRIVATE src test)
6127 TARGET_LINK_LIBRARIES(square-root-nc-test PRIVATE XNNPACK gtest gtest_main)
6128 ADD_TEST(square-root-nc-test square-root-nc-test)
6129
Marat Dukhanf7399262020-06-05 10:58:44 -0700[diff] [blame]6130 ADD_EXECUTABLE(squared-difference-nd-test test/squared-difference-nd.cc)
6131 SET_TARGET_PROPERTIES(squared-difference-nd-test PROPERTIES
6132 CXX_STANDARD 11
6133 CXX_STANDARD_REQUIRED YES
6134 CXX_EXTENSIONS NO)
6135 TARGET_INCLUDE_DIRECTORIES(squared-difference-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6136 TARGET_LINK_LIBRARIES(squared-difference-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhanf7399262020-06-05 10:58:44 -0700[diff] [blame]6137 ADD_TEST(squared-difference-nd-test squared-difference-nd-test)
6138
Marat Dukhan05f3f6d2019-12-03 15:13:53 -0800[diff] [blame]6139 ADD_EXECUTABLE(subtract-nd-test test/subtract-nd.cc)
6140 SET_TARGET_PROPERTIES(subtract-nd-test PROPERTIES
6141 CXX_STANDARD 11
6142 CXX_STANDARD_REQUIRED YES
6143 CXX_EXTENSIONS NO)
6144 TARGET_INCLUDE_DIRECTORIES(subtract-nd-test PRIVATE src test)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]6145 TARGET_LINK_LIBRARIES(subtract-nd-test PRIVATE XNNPACK fp16 gtest gtest_main)
Marat Dukhan05f3f6d2019-12-03 15:13:53 -0800[diff] [blame]6146 ADD_TEST(subtract-nd-test subtract-nd-test)
6147
Marat Dukhan5de7bc02021-09-09 19:04:01 -0700[diff] [blame]6148 ADD_EXECUTABLE(tanh-nc-test test/tanh-nc.cc)
6149 SET_TARGET_PROPERTIES(tanh-nc-test PROPERTIES
6150 CXX_STANDARD 11
6151 CXX_STANDARD_REQUIRED YES
6152 CXX_EXTENSIONS NO)
6153 TARGET_INCLUDE_DIRECTORIES(tanh-nc-test PRIVATE src test)
6154 TARGET_LINK_LIBRARIES(tanh-nc-test PRIVATE XNNPACK gtest gtest_main)
6155 ADD_TEST(tanh-nc-test tanh-nc-test)
6156
Marat Dukhan64e52512020-06-09 13:41:16 -0700[diff] [blame]6157 ADD_EXECUTABLE(truncation-nc-test test/truncation-nc.cc)
6158 SET_TARGET_PROPERTIES(truncation-nc-test PROPERTIES
6159 CXX_STANDARD 11
6160 CXX_STANDARD_REQUIRED YES
6161 CXX_EXTENSIONS NO)
6162 TARGET_INCLUDE_DIRECTORIES(truncation-nc-test PRIVATE src test)
6163 TARGET_LINK_LIBRARIES(truncation-nc-test PRIVATE XNNPACK gtest gtest_main)
6164 ADD_TEST(truncation-nc-test truncation-nc-test)
6165
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6166 ADD_EXECUTABLE(unpooling-nhwc-test test/unpooling-nhwc.cc)
6167 SET_TARGET_PROPERTIES(unpooling-nhwc-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6168 CXX_STANDARD 11
6169 CXX_STANDARD_REQUIRED YES
6170 CXX_EXTENSIONS NO)
Marat Dukhanefc47b82019-11-18 09:25:38 -0800[diff] [blame]6171 TARGET_INCLUDE_DIRECTORIES(unpooling-nhwc-test PRIVATE src test)
6172 TARGET_LINK_LIBRARIES(unpooling-nhwc-test PRIVATE XNNPACK gtest gtest_main)
6173 ADD_TEST(unpooling-nhwc-test unpooling-nhwc-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6174
XNNPACK Teamab8c4c82020-10-09 08:05:51 -0700[diff] [blame]6175 ADD_EXECUTABLE(memory-planner-test test/memory-planner-test.cc)
6176 SET_TARGET_PROPERTIES(memory-planner-test PROPERTIES
6177 C_STANDARD 11
6178 CXX_STANDARD_REQUIRED YES
6179 C_EXTENSIONS NO)
6180 TARGET_INCLUDE_DIRECTORIES(memory-planner-test PRIVATE src test)
6181 TARGET_LINK_LIBRARIES(memory-planner-test PRIVATE XNNPACK gtest gtest_main)
6182 ADD_TEST(memory-planner-test memory-planner-test)
6183
6184 ADD_EXECUTABLE(subgraph-nchw-test test/subgraph-nchw.cc)
6185 SET_TARGET_PROPERTIES(subgraph-nchw-test PROPERTIES
6186 C_STANDARD 11
6187 CXX_STANDARD_REQUIRED YES
6188 C_EXTENSIONS NO)
6189 TARGET_INCLUDE_DIRECTORIES(subgraph-nchw-test PRIVATE src test)
6190 TARGET_LINK_LIBRARIES(subgraph-nchw-test PRIVATE XNNPACK gtest gtest_main)
6191 ADD_TEST(subgraph-nchw-test subgraph-nchw-test)
6192
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6193 # ---[ Build microkernel-level unit tests
Marat Dukhanf1a6ed32021-09-26 13:40:19 -0700[diff] [blame]6194 ADD_EXECUTABLE(f16-f32-vcvt-test test/f16-f32-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
6195 SET_TARGET_PROPERTIES(f16-f32-vcvt-test PROPERTIES
6196 CXX_STANDARD 11
6197 CXX_STANDARD_REQUIRED YES
6198 CXX_EXTENSIONS YES)
6199 TARGET_INCLUDE_DIRECTORIES(f16-f32-vcvt-test PRIVATE include src test)
6200 TARGET_LINK_LIBRARIES(f16-f32-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
6201 ADD_TEST(f16-f32-vcvt-test f16-f32-vcvt-test)
6202
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6203 ADD_EXECUTABLE(f16-dwconv-minmax-test test/f16-dwconv-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Frank Barchard5a599a62020-06-04 20:12:44 -0700[diff] [blame]6204 SET_TARGET_PROPERTIES(f16-dwconv-minmax-test PROPERTIES
6205 CXX_STANDARD 11
6206 CXX_STANDARD_REQUIRED YES
6207 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6208 TARGET_INCLUDE_DIRECTORIES(f16-dwconv-minmax-test PRIVATE include src test)
6209 TARGET_LINK_LIBRARIES(f16-dwconv-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard5a599a62020-06-04 20:12:44 -0700[diff] [blame]6210 ADD_TEST(f16-dwconv-minmax-test f16-dwconv-minmax-test)
6211
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6212 ADD_EXECUTABLE(f16-gavgpool-minmax-test test/f16-gavgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard0bb49a72020-06-04 11:35:11 -0700[diff] [blame]6213 SET_TARGET_PROPERTIES(f16-gavgpool-minmax-test PROPERTIES
6214 CXX_STANDARD 11
6215 CXX_STANDARD_REQUIRED YES
6216 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6217 TARGET_INCLUDE_DIRECTORIES(f16-gavgpool-minmax-test PRIVATE include src test)
6218 TARGET_LINK_LIBRARIES(f16-gavgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard0bb49a72020-06-04 11:35:11 -0700[diff] [blame]6219 ADD_TEST(f16-gavgpool-minmax-test f16-gavgpool-minmax-test)
6220
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6221 ADD_EXECUTABLE(f16-gemm-minmax-test test/f16-gemm-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6222 SET_TARGET_PROPERTIES(f16-gemm-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6223 CXX_STANDARD 11
6224 CXX_STANDARD_REQUIRED YES
6225 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6226 TARGET_INCLUDE_DIRECTORIES(f16-gemm-minmax-test PRIVATE include src test)
6227 TARGET_LINK_LIBRARIES(f16-gemm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6228 ADD_TEST(f16-gemm-minmax-test f16-gemm-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6229
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6230 ADD_EXECUTABLE(f16-igemm-minmax-test test/f16-igemm-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Frank Barchardb0e4fae2020-05-04 15:27:51 -0700[diff] [blame]6231 SET_TARGET_PROPERTIES(f16-igemm-minmax-test PROPERTIES
6232 CXX_STANDARD 11
6233 CXX_STANDARD_REQUIRED YES
6234 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6235 TARGET_INCLUDE_DIRECTORIES(f16-igemm-minmax-test PRIVATE include src test)
6236 TARGET_LINK_LIBRARIES(f16-igemm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardb0e4fae2020-05-04 15:27:51 -0700[diff] [blame]6237 ADD_TEST(f16-igemm-minmax-test f16-igemm-minmax-test)
6238
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6239 ADD_EXECUTABLE(f16-spmm-minmax-test test/f16-spmm-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6240 SET_TARGET_PROPERTIES(f16-spmm-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6241 CXX_STANDARD 11
6242 CXX_STANDARD_REQUIRED YES
6243 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6244 TARGET_INCLUDE_DIRECTORIES(f16-spmm-minmax-test PRIVATE include src test)
6245 TARGET_LINK_LIBRARIES(f16-spmm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6246 ADD_TEST(f16-spmm-minmax-test f16-spmm-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6247
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6248 ADD_EXECUTABLE(f16-vadd-minmax-test test/f16-vadd-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6249 SET_TARGET_PROPERTIES(f16-vadd-minmax-test PROPERTIES
6250 CXX_STANDARD 11
6251 CXX_STANDARD_REQUIRED YES
6252 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6253 TARGET_INCLUDE_DIRECTORIES(f16-vadd-minmax-test PRIVATE include src test)
6254 TARGET_LINK_LIBRARIES(f16-vadd-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6255 ADD_TEST(f16-vadd-minmax-test f16-vadd-minmax-test)
6256
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6257 ADD_EXECUTABLE(f16-vaddc-minmax-test test/f16-vaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6258 SET_TARGET_PROPERTIES(f16-vaddc-minmax-test PROPERTIES
6259 CXX_STANDARD 11
6260 CXX_STANDARD_REQUIRED YES
6261 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6262 TARGET_INCLUDE_DIRECTORIES(f16-vaddc-minmax-test PRIVATE include src test)
6263 TARGET_LINK_LIBRARIES(f16-vaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6264 ADD_TEST(f16-vaddc-minmax-test f16-vaddc-minmax-test)
6265
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6266 ADD_EXECUTABLE(f16-vclamp-test test/f16-vclamp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6267 SET_TARGET_PROPERTIES(f16-vclamp-test PROPERTIES
6268 CXX_STANDARD 11
6269 CXX_STANDARD_REQUIRED YES
6270 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6271 TARGET_INCLUDE_DIRECTORIES(f16-vclamp-test PRIVATE include src test)
6272 TARGET_LINK_LIBRARIES(f16-vclamp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6273 ADD_TEST(f16-vclamp-test f16-vclamp-test)
6274
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6275 ADD_EXECUTABLE(f16-vdiv-minmax-test test/f16-vdiv-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6276 SET_TARGET_PROPERTIES(f16-vdiv-minmax-test PROPERTIES
6277 CXX_STANDARD 11
6278 CXX_STANDARD_REQUIRED YES
6279 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6280 TARGET_INCLUDE_DIRECTORIES(f16-vdiv-minmax-test PRIVATE include src test)
6281 TARGET_LINK_LIBRARIES(f16-vdiv-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6282 ADD_TEST(f16-vdiv-minmax-test f16-vdiv-minmax-test)
6283
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6284 ADD_EXECUTABLE(f16-vdivc-minmax-test test/f16-vdivc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6285 SET_TARGET_PROPERTIES(f16-vdivc-minmax-test PROPERTIES
6286 CXX_STANDARD 11
6287 CXX_STANDARD_REQUIRED YES
6288 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6289 TARGET_INCLUDE_DIRECTORIES(f16-vdivc-minmax-test PRIVATE include src test)
6290 TARGET_LINK_LIBRARIES(f16-vdivc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6291 ADD_TEST(f16-vdivc-minmax-test f16-vdivc-minmax-test)
6292
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6293 ADD_EXECUTABLE(f16-vrdivc-minmax-test test/f16-vrdivc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6294 SET_TARGET_PROPERTIES(f16-vrdivc-minmax-test PROPERTIES
6295 CXX_STANDARD 11
6296 CXX_STANDARD_REQUIRED YES
6297 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6298 TARGET_INCLUDE_DIRECTORIES(f16-vrdivc-minmax-test PRIVATE include src test)
6299 TARGET_LINK_LIBRARIES(f16-vrdivc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6300 ADD_TEST(f16-vrdivc-minmax-test f16-vrdivc-minmax-test)
6301
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6302 ADD_EXECUTABLE(f16-vhswish-test test/f16-vhswish.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6303 SET_TARGET_PROPERTIES(f16-vhswish-test PROPERTIES
6304 CXX_STANDARD 11
6305 CXX_STANDARD_REQUIRED YES
6306 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6307 TARGET_INCLUDE_DIRECTORIES(f16-vhswish-test PRIVATE include src test)
6308 TARGET_LINK_LIBRARIES(f16-vhswish-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6309 ADD_TEST(f16-vhswish-test f16-vhswish-test)
6310
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6311 ADD_EXECUTABLE(f16-vmax-test test/f16-vmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6312 SET_TARGET_PROPERTIES(f16-vmax-test PROPERTIES
6313 CXX_STANDARD 11
6314 CXX_STANDARD_REQUIRED YES
6315 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6316 TARGET_INCLUDE_DIRECTORIES(f16-vmax-test PRIVATE include src test)
6317 TARGET_LINK_LIBRARIES(f16-vmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6318 ADD_TEST(f16-vmax-test f16-vmax-test)
6319
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6320 ADD_EXECUTABLE(f16-vmaxc-test test/f16-vmaxc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6321 SET_TARGET_PROPERTIES(f16-vmaxc-test PROPERTIES
6322 CXX_STANDARD 11
6323 CXX_STANDARD_REQUIRED YES
6324 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6325 TARGET_INCLUDE_DIRECTORIES(f16-vmaxc-test PRIVATE include src test)
6326 TARGET_LINK_LIBRARIES(f16-vmaxc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6327 ADD_TEST(f16-vmaxc-test f16-vmaxc-test)
6328
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6329 ADD_EXECUTABLE(f16-vmin-test test/f16-vmin.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6330 SET_TARGET_PROPERTIES(f16-vmin-test PROPERTIES
6331 CXX_STANDARD 11
6332 CXX_STANDARD_REQUIRED YES
6333 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6334 TARGET_INCLUDE_DIRECTORIES(f16-vmin-test PRIVATE include src test)
6335 TARGET_LINK_LIBRARIES(f16-vmin-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6336 ADD_TEST(f16-vmin-test f16-vmin-test)
6337
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6338 ADD_EXECUTABLE(f16-vminc-test test/f16-vminc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6339 SET_TARGET_PROPERTIES(f16-vminc-test PROPERTIES
6340 CXX_STANDARD 11
6341 CXX_STANDARD_REQUIRED YES
6342 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6343 TARGET_INCLUDE_DIRECTORIES(f16-vminc-test PRIVATE include src test)
6344 TARGET_LINK_LIBRARIES(f16-vminc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6345 ADD_TEST(f16-vminc-test f16-vminc-test)
6346
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6347 ADD_EXECUTABLE(f16-vmul-minmax-test test/f16-vmul-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6348 SET_TARGET_PROPERTIES(f16-vmul-minmax-test PROPERTIES
6349 CXX_STANDARD 11
6350 CXX_STANDARD_REQUIRED YES
6351 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6352 TARGET_INCLUDE_DIRECTORIES(f16-vmul-minmax-test PRIVATE include src test)
6353 TARGET_LINK_LIBRARIES(f16-vmul-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6354 ADD_TEST(f16-vmul-minmax-test f16-vmul-minmax-test)
6355
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6356 ADD_EXECUTABLE(f16-vmulc-minmax-test test/f16-vmulc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6357 SET_TARGET_PROPERTIES(f16-vmulc-minmax-test PROPERTIES
6358 CXX_STANDARD 11
6359 CXX_STANDARD_REQUIRED YES
6360 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6361 TARGET_INCLUDE_DIRECTORIES(f16-vmulc-minmax-test PRIVATE include src test)
6362 TARGET_LINK_LIBRARIES(f16-vmulc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6363 ADD_TEST(f16-vmulc-minmax-test f16-vmulc-minmax-test)
6364
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6365 ADD_EXECUTABLE(f16-vmulcaddc-minmax-test test/f16-vmulcaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6366 SET_TARGET_PROPERTIES(f16-vmulcaddc-minmax-test PROPERTIES
6367 CXX_STANDARD 11
6368 CXX_STANDARD_REQUIRED YES
6369 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6370 TARGET_INCLUDE_DIRECTORIES(f16-vmulcaddc-minmax-test PRIVATE include src test)
6371 TARGET_LINK_LIBRARIES(f16-vmulcaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6372 ADD_TEST(f16-vmulcaddc-minmax-test f16-vmulcaddc-minmax-test)
6373
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6374 ADD_EXECUTABLE(f16-prelu-test test/f16-prelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6375 SET_TARGET_PROPERTIES(f16-prelu-test PROPERTIES
6376 CXX_STANDARD 11
6377 CXX_STANDARD_REQUIRED YES
6378 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6379 TARGET_INCLUDE_DIRECTORIES(f16-prelu-test PRIVATE include src test)
6380 TARGET_LINK_LIBRARIES(f16-prelu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6381 ADD_TEST(f16-prelu-test f16-prelu-test)
6382
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6383 ADD_EXECUTABLE(f16-vsub-minmax-test test/f16-vsub-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6384 SET_TARGET_PROPERTIES(f16-vsub-minmax-test PROPERTIES
6385 CXX_STANDARD 11
6386 CXX_STANDARD_REQUIRED YES
6387 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6388 TARGET_INCLUDE_DIRECTORIES(f16-vsub-minmax-test PRIVATE include src test)
6389 TARGET_LINK_LIBRARIES(f16-vsub-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6390 ADD_TEST(f16-vsub-minmax-test f16-vsub-minmax-test)
6391
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6392 ADD_EXECUTABLE(f16-vsubc-minmax-test test/f16-vsubc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6393 SET_TARGET_PROPERTIES(f16-vsubc-minmax-test PROPERTIES
6394 CXX_STANDARD 11
6395 CXX_STANDARD_REQUIRED YES
6396 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6397 TARGET_INCLUDE_DIRECTORIES(f16-vsubc-minmax-test PRIVATE include src test)
6398 TARGET_LINK_LIBRARIES(f16-vsubc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6399 ADD_TEST(f16-vsubc-minmax-test f16-vsubc-minmax-test)
6400
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6401 ADD_EXECUTABLE(f16-vrsubc-minmax-test test/f16-vrsubc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6402 SET_TARGET_PROPERTIES(f16-vrsubc-minmax-test PROPERTIES
6403 CXX_STANDARD 11
6404 CXX_STANDARD_REQUIRED YES
6405 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6406 TARGET_INCLUDE_DIRECTORIES(f16-vrsubc-minmax-test PRIVATE include src test)
6407 TARGET_LINK_LIBRARIES(f16-vrsubc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd793f6c2020-05-08 13:37:43 -0700[diff] [blame]6408 ADD_TEST(f16-vrsubc-minmax-test f16-vrsubc-minmax-test)
6409
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6410 ADD_EXECUTABLE(f32-argmaxpool-test test/f32-argmaxpool.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6411 SET_TARGET_PROPERTIES(f32-argmaxpool-test PROPERTIES
6412 CXX_STANDARD 11
6413 CXX_STANDARD_REQUIRED YES
6414 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6415 TARGET_INCLUDE_DIRECTORIES(f32-argmaxpool-test PRIVATE include src test)
6416 TARGET_LINK_LIBRARIES(f32-argmaxpool-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6417 ADD_TEST(f32-argmaxpool-test f32-argmaxpool-test)
6418
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6419 ADD_EXECUTABLE(f32-avgpool-minmax-test test/f32-avgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6420 SET_TARGET_PROPERTIES(f32-avgpool-minmax-test PROPERTIES
6421 CXX_STANDARD 11
6422 CXX_STANDARD_REQUIRED YES
6423 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6424 TARGET_INCLUDE_DIRECTORIES(f32-avgpool-minmax-test PRIVATE include src test)
6425 TARGET_LINK_LIBRARIES(f32-avgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6426 ADD_TEST(f32-avgpool-minmax-test f32-avgpool-minmax-test)
6427
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6428 ADD_EXECUTABLE(f32-conv-hwc-test test/f32-conv-hwc.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6429 SET_TARGET_PROPERTIES(f32-conv-hwc-test PROPERTIES
6430 CXX_STANDARD 11
6431 CXX_STANDARD_REQUIRED YES
6432 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6433 TARGET_INCLUDE_DIRECTORIES(f32-conv-hwc-test PRIVATE include src test)
6434 TARGET_LINK_LIBRARIES(f32-conv-hwc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6435 ADD_TEST(f32-conv-hwc-test f32-conv-hwc-test)
6436
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6437 ADD_EXECUTABLE(f32-conv-hwc2chw-test test/f32-conv-hwc2chw.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6438 SET_TARGET_PROPERTIES(f32-conv-hwc2chw-test PROPERTIES
6439 CXX_STANDARD 11
6440 CXX_STANDARD_REQUIRED YES
6441 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6442 TARGET_INCLUDE_DIRECTORIES(f32-conv-hwc2chw-test PRIVATE include src test)
6443 TARGET_LINK_LIBRARIES(f32-conv-hwc2chw-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6444 ADD_TEST(f32-conv-hwc2chw-test f32-conv-hwc2chw-test)
6445
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6446 ADD_EXECUTABLE(f32-dwconv-test test/f32-dwconv.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6447 SET_TARGET_PROPERTIES(f32-dwconv-test PROPERTIES
6448 CXX_STANDARD 11
6449 CXX_STANDARD_REQUIRED YES
6450 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6451 TARGET_INCLUDE_DIRECTORIES(f32-dwconv-test PRIVATE include src test)
6452 TARGET_LINK_LIBRARIES(f32-dwconv-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6453 ADD_TEST(f32-dwconv-test f32-dwconv-test)
6454
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6455 ADD_EXECUTABLE(f32-dwconv2d-chw-test test/f32-dwconv2d-chw.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6456 SET_TARGET_PROPERTIES(f32-dwconv2d-chw-test PROPERTIES
6457 CXX_STANDARD 11
6458 CXX_STANDARD_REQUIRED YES
6459 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6460 TARGET_INCLUDE_DIRECTORIES(f32-dwconv2d-chw-test PRIVATE include src test)
6461 TARGET_LINK_LIBRARIES(f32-dwconv2d-chw-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6462 ADD_TEST(f32-dwconv2d-chw-test f32-dwconv2d-chw-test)
6463
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6464 ADD_EXECUTABLE(f32-dwconv-minmax-test test/f32-dwconv-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6465 SET_TARGET_PROPERTIES(f32-dwconv-minmax-test PROPERTIES
6466 CXX_STANDARD 11
6467 CXX_STANDARD_REQUIRED YES
6468 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6469 TARGET_INCLUDE_DIRECTORIES(f32-dwconv-minmax-test PRIVATE include src test)
6470 TARGET_LINK_LIBRARIES(f32-dwconv-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6471 ADD_TEST(f32-dwconv-minmax-test f32-dwconv-minmax-test)
6472
Marat Dukhand77f77d2021-10-24 15:39:59 -0700[diff] [blame]6473 ADD_EXECUTABLE(f32-f16-vcvt-test test/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
6474 SET_TARGET_PROPERTIES(f32-f16-vcvt-test PROPERTIES
6475 CXX_STANDARD 11
6476 CXX_STANDARD_REQUIRED YES
6477 CXX_EXTENSIONS YES)
6478 TARGET_INCLUDE_DIRECTORIES(f32-f16-vcvt-test PRIVATE include src test)
6479 TARGET_LINK_LIBRARIES(f32-f16-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
6480 ADD_TEST(f32-f16-vcvt-test f32-f16-vcvt-test)
6481
Marat Dukhanc5aa2422021-12-01 00:15:19 -0800[diff] [blame]6482 ADD_EXECUTABLE(f32-qs8-vcvt-test test/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
6483 SET_TARGET_PROPERTIES(f32-qs8-vcvt-test PROPERTIES
6484 CXX_STANDARD 11
6485 CXX_STANDARD_REQUIRED YES
6486 CXX_EXTENSIONS YES)
6487 TARGET_INCLUDE_DIRECTORIES(f32-qs8-vcvt-test PRIVATE include src test)
6488 TARGET_LINK_LIBRARIES(f32-qs8-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
6489 ADD_TEST(f32-qs8-vcvt-test f32-qs8-vcvt-test)
6490
6491 ADD_EXECUTABLE(f32-qu8-vcvt-test test/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
6492 SET_TARGET_PROPERTIES(f32-qu8-vcvt-test PROPERTIES
6493 CXX_STANDARD 11
6494 CXX_STANDARD_REQUIRED YES
6495 CXX_EXTENSIONS YES)
6496 TARGET_INCLUDE_DIRECTORIES(f32-qu8-vcvt-test PRIVATE include src test)
6497 TARGET_LINK_LIBRARIES(f32-qu8-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
6498 ADD_TEST(f32-qu8-vcvt-test f32-qu8-vcvt-test)
6499
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6500 ADD_EXECUTABLE(f32-gavgpool-cw-test test/f32-gavgpool-cw.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6501 SET_TARGET_PROPERTIES(f32-gavgpool-cw-test PROPERTIES
6502 CXX_STANDARD 11
6503 CXX_STANDARD_REQUIRED YES
6504 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6505 TARGET_INCLUDE_DIRECTORIES(f32-gavgpool-cw-test PRIVATE include src test)
6506 TARGET_LINK_LIBRARIES(f32-gavgpool-cw-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6507 ADD_TEST(f32-gavgpool-cw-test f32-gavgpool-cw-test)
6508
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6509 ADD_EXECUTABLE(f32-gavgpool-minmax-test test/f32-gavgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6510 SET_TARGET_PROPERTIES(f32-gavgpool-minmax-test PROPERTIES
6511 CXX_STANDARD 11
6512 CXX_STANDARD_REQUIRED YES
6513 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6514 TARGET_INCLUDE_DIRECTORIES(f32-gavgpool-minmax-test PRIVATE include src test)
6515 TARGET_LINK_LIBRARIES(f32-gavgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6516 ADD_TEST(f32-gavgpool-minmax-test f32-gavgpool-minmax-test)
6517
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6518 ADD_EXECUTABLE(f32-gemm-test test/f32-gemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6519 SET_TARGET_PROPERTIES(f32-gemm-test PROPERTIES
6520 CXX_STANDARD 11
6521 CXX_STANDARD_REQUIRED YES
6522 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6523 TARGET_INCLUDE_DIRECTORIES(f32-gemm-test PRIVATE include src test)
6524 TARGET_LINK_LIBRARIES(f32-gemm-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6525 ADD_TEST(f32-gemm-test f32-gemm-test)
6526
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6527 ADD_EXECUTABLE(f32-gemm-relu-test test/f32-gemm-relu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6528 SET_TARGET_PROPERTIES(f32-gemm-relu-test PROPERTIES
6529 CXX_STANDARD 11
6530 CXX_STANDARD_REQUIRED YES
6531 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6532 TARGET_INCLUDE_DIRECTORIES(f32-gemm-relu-test PRIVATE include src test)
6533 TARGET_LINK_LIBRARIES(f32-gemm-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6534 ADD_TEST(f32-gemm-relu-test f32-gemm-relu-test)
6535
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6536 ADD_EXECUTABLE(f32-gemm-minmax-test test/f32-gemm-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6537 SET_TARGET_PROPERTIES(f32-gemm-minmax-test PROPERTIES
6538 CXX_STANDARD 11
6539 CXX_STANDARD_REQUIRED YES
6540 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6541 TARGET_INCLUDE_DIRECTORIES(f32-gemm-minmax-test PRIVATE include src test)
Zhi An Ngb43b47a2021-12-23 16:27:22 -0800[diff] [blame]6542 TARGET_LINK_LIBRARIES(f32-gemm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main jit)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6543 ADD_TEST(f32-gemm-minmax-test f32-gemm-minmax-test)
6544
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6545 ADD_EXECUTABLE(f32-gemminc-minmax-test test/f32-gemminc-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6546 SET_TARGET_PROPERTIES(f32-gemminc-minmax-test PROPERTIES
6547 CXX_STANDARD 11
6548 CXX_STANDARD_REQUIRED YES
6549 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6550 TARGET_INCLUDE_DIRECTORIES(f32-gemminc-minmax-test PRIVATE include src test)
6551 TARGET_LINK_LIBRARIES(f32-gemminc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6552 ADD_TEST(f32-gemminc-minmax-test f32-gemminc-minmax-test)
6553
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6554 ADD_EXECUTABLE(f32-ibilinear-test test/f32-ibilinear.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6555 SET_TARGET_PROPERTIES(f32-ibilinear-test PROPERTIES
6556 CXX_STANDARD 11
6557 CXX_STANDARD_REQUIRED YES
6558 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6559 TARGET_INCLUDE_DIRECTORIES(f32-ibilinear-test PRIVATE include src test)
6560 TARGET_LINK_LIBRARIES(f32-ibilinear-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6561 ADD_TEST(f32-ibilinear-test f32-ibilinear-test)
6562
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6563 ADD_EXECUTABLE(f32-ibilinear-chw-test test/f32-ibilinear-chw.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6564 SET_TARGET_PROPERTIES(f32-ibilinear-chw-test PROPERTIES
6565 CXX_STANDARD 11
6566 CXX_STANDARD_REQUIRED YES
6567 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6568 TARGET_INCLUDE_DIRECTORIES(f32-ibilinear-chw-test PRIVATE include src test)
6569 TARGET_LINK_LIBRARIES(f32-ibilinear-chw-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6570 ADD_TEST(f32-ibilinear-chw-test f32-ibilinear-chw-test)
6571
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6572 ADD_EXECUTABLE(f32-igemm-test test/f32-igemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6573 SET_TARGET_PROPERTIES(f32-igemm-test PROPERTIES
6574 CXX_STANDARD 11
6575 CXX_STANDARD_REQUIRED YES
6576 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6577 TARGET_INCLUDE_DIRECTORIES(f32-igemm-test PRIVATE include src test)
6578 TARGET_LINK_LIBRARIES(f32-igemm-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6579 ADD_TEST(f32-igemm-test f32-igemm-test)
6580
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6581 ADD_EXECUTABLE(f32-igemm-relu-test test/f32-igemm-relu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6582 SET_TARGET_PROPERTIES(f32-igemm-relu-test PROPERTIES
6583 CXX_STANDARD 11
6584 CXX_STANDARD_REQUIRED YES
6585 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6586 TARGET_INCLUDE_DIRECTORIES(f32-igemm-relu-test PRIVATE include src test)
6587 TARGET_LINK_LIBRARIES(f32-igemm-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6588 ADD_TEST(f32-igemm-relu-test f32-igemm-relu-test)
6589
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6590 ADD_EXECUTABLE(f32-igemm-minmax-test test/f32-igemm-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6591 SET_TARGET_PROPERTIES(f32-igemm-minmax-test PROPERTIES
6592 CXX_STANDARD 11
6593 CXX_STANDARD_REQUIRED YES
6594 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6595 TARGET_INCLUDE_DIRECTORIES(f32-igemm-minmax-test PRIVATE include src test)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6596 IF(MINGW)
6597 # Work-around for "too many sections" error
6598 TARGET_COMPILE_OPTIONS(f32-igemm-minmax-test PRIVATE "$<$<NOT:$<OR:$<CONFIG:Release>,$<CONFIG:MinSizeRel>>>:-Wa,-mbig-obj>")
6599 ENDIF()
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6600 TARGET_LINK_LIBRARIES(f32-igemm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6601 ADD_TEST(f32-igemm-minmax-test f32-igemm-minmax-test)
6602
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6603 ADD_EXECUTABLE(f32-maxpool-minmax-test test/f32-maxpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6604 SET_TARGET_PROPERTIES(f32-maxpool-minmax-test PROPERTIES
6605 CXX_STANDARD 11
6606 CXX_STANDARD_REQUIRED YES
6607 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6608 TARGET_INCLUDE_DIRECTORIES(f32-maxpool-minmax-test PRIVATE include src test)
6609 TARGET_LINK_LIBRARIES(f32-maxpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6610 ADD_TEST(f32-maxpool-minmax-test f32-maxpool-minmax-test)
6611
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6612 ADD_EXECUTABLE(f32-pavgpool-minmax-test test/f32-pavgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6613 SET_TARGET_PROPERTIES(f32-pavgpool-minmax-test PROPERTIES
6614 CXX_STANDARD 11
6615 CXX_STANDARD_REQUIRED YES
6616 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6617 TARGET_INCLUDE_DIRECTORIES(f32-pavgpool-minmax-test PRIVATE include src test)
6618 TARGET_LINK_LIBRARIES(f32-pavgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6619 ADD_TEST(f32-pavgpool-minmax-test f32-pavgpool-minmax-test)
6620
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6621 ADD_EXECUTABLE(f32-ppmm-minmax-test test/f32-ppmm-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6622 SET_TARGET_PROPERTIES(f32-ppmm-minmax-test PROPERTIES
6623 CXX_STANDARD 11
6624 CXX_STANDARD_REQUIRED YES
6625 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6626 TARGET_INCLUDE_DIRECTORIES(f32-ppmm-minmax-test PRIVATE include src test)
6627 TARGET_LINK_LIBRARIES(f32-ppmm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6628 ADD_TEST(f32-ppmm-minmax-test f32-ppmm-minmax-test)
6629
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6630 ADD_EXECUTABLE(f32-prelu-test test/f32-prelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6631 SET_TARGET_PROPERTIES(f32-prelu-test PROPERTIES
6632 CXX_STANDARD 11
6633 CXX_STANDARD_REQUIRED YES
6634 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6635 TARGET_INCLUDE_DIRECTORIES(f32-prelu-test PRIVATE include src test)
6636 TARGET_LINK_LIBRARIES(f32-prelu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6637 ADD_TEST(f32-prelu-test f32-prelu-test)
6638
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6639 ADD_EXECUTABLE(f32-raddexpminusmax-test test/f32-raddexpminusmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6640 SET_TARGET_PROPERTIES(f32-raddexpminusmax-test PROPERTIES
6641 CXX_STANDARD 11
6642 CXX_STANDARD_REQUIRED YES
6643 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6644 TARGET_INCLUDE_DIRECTORIES(f32-raddexpminusmax-test PRIVATE include src test)
6645 TARGET_LINK_LIBRARIES(f32-raddexpminusmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6646 ADD_TEST(f32-raddexpminusmax-test f32-raddexpminusmax-test)
6647
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6648 ADD_EXECUTABLE(f32-raddextexp-test test/f32-raddextexp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6649 SET_TARGET_PROPERTIES(f32-raddextexp-test PROPERTIES
6650 CXX_STANDARD 11
6651 CXX_STANDARD_REQUIRED YES
6652 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6653 TARGET_INCLUDE_DIRECTORIES(f32-raddextexp-test PRIVATE include src test)
6654 TARGET_LINK_LIBRARIES(f32-raddextexp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6655 ADD_TEST(f32-raddextexp-test f32-raddextexp-test)
6656
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6657 ADD_EXECUTABLE(f32-raddstoreexpminusmax-test test/f32-raddstoreexpminusmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6658 SET_TARGET_PROPERTIES(f32-raddstoreexpminusmax-test PROPERTIES
6659 CXX_STANDARD 11
6660 CXX_STANDARD_REQUIRED YES
6661 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6662 TARGET_INCLUDE_DIRECTORIES(f32-raddstoreexpminusmax-test PRIVATE include src test)
6663 TARGET_LINK_LIBRARIES(f32-raddstoreexpminusmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6664 ADD_TEST(f32-raddstoreexpminusmax-test f32-raddstoreexpminusmax-test)
6665
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6666 ADD_EXECUTABLE(f32-rmax-test test/f32-rmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6667 SET_TARGET_PROPERTIES(f32-rmax-test PROPERTIES
6668 CXX_STANDARD 11
6669 CXX_STANDARD_REQUIRED YES
6670 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6671 TARGET_INCLUDE_DIRECTORIES(f32-rmax-test PRIVATE include src test)
6672 TARGET_LINK_LIBRARIES(f32-rmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6673 ADD_TEST(f32-rmax-test f32-rmax-test)
6674
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6675 ADD_EXECUTABLE(f32-spmm-minmax-test test/f32-spmm-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6676 SET_TARGET_PROPERTIES(f32-spmm-minmax-test PROPERTIES
6677 CXX_STANDARD 11
6678 CXX_STANDARD_REQUIRED YES
6679 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6680 TARGET_INCLUDE_DIRECTORIES(f32-spmm-minmax-test PRIVATE include src test)
6681 TARGET_LINK_LIBRARIES(f32-spmm-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6682 ADD_TEST(f32-spmm-minmax-test f32-spmm-minmax-test)
6683
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6684 ADD_EXECUTABLE(f32-vabs-test test/f32-vabs.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6685 SET_TARGET_PROPERTIES(f32-vabs-test PROPERTIES
6686 CXX_STANDARD 11
6687 CXX_STANDARD_REQUIRED YES
6688 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6689 TARGET_INCLUDE_DIRECTORIES(f32-vabs-test PRIVATE include src test)
6690 TARGET_LINK_LIBRARIES(f32-vabs-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6691 ADD_TEST(f32-vabs-test f32-vabs-test)
6692
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6693 ADD_EXECUTABLE(f32-vadd-test test/f32-vadd.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6694 SET_TARGET_PROPERTIES(f32-vadd-test PROPERTIES
6695 CXX_STANDARD 11
6696 CXX_STANDARD_REQUIRED YES
6697 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6698 TARGET_INCLUDE_DIRECTORIES(f32-vadd-test PRIVATE include src test)
6699 TARGET_LINK_LIBRARIES(f32-vadd-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6700 ADD_TEST(f32-vadd-test f32-vadd-test)
6701
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6702 ADD_EXECUTABLE(f32-vadd-minmax-test test/f32-vadd-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6703 SET_TARGET_PROPERTIES(f32-vadd-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6704 CXX_STANDARD 11
6705 CXX_STANDARD_REQUIRED YES
6706 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6707 TARGET_INCLUDE_DIRECTORIES(f32-vadd-minmax-test PRIVATE include src test)
6708 TARGET_LINK_LIBRARIES(f32-vadd-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6709 ADD_TEST(f32-vadd-minmax-test f32-vadd-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6710
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6711 ADD_EXECUTABLE(f32-vadd-relu-test test/f32-vadd-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6712 SET_TARGET_PROPERTIES(f32-vadd-relu-test PROPERTIES
6713 CXX_STANDARD 11
6714 CXX_STANDARD_REQUIRED YES
6715 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6716 TARGET_INCLUDE_DIRECTORIES(f32-vadd-relu-test PRIVATE include src test)
6717 TARGET_LINK_LIBRARIES(f32-vadd-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6718 ADD_TEST(f32-vadd-relu-test f32-vadd-relu-test)
6719
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6720 ADD_EXECUTABLE(f32-vaddc-test test/f32-vaddc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6721 SET_TARGET_PROPERTIES(f32-vaddc-test PROPERTIES
6722 CXX_STANDARD 11
6723 CXX_STANDARD_REQUIRED YES
6724 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6725 TARGET_INCLUDE_DIRECTORIES(f32-vaddc-test PRIVATE include src test)
6726 TARGET_LINK_LIBRARIES(f32-vaddc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6727 ADD_TEST(f32-vaddc-test f32-vaddc-test)
6728
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6729 ADD_EXECUTABLE(f32-vaddc-minmax-test test/f32-vaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6730 SET_TARGET_PROPERTIES(f32-vaddc-minmax-test PROPERTIES
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]6731 CXX_STANDARD 11
6732 CXX_STANDARD_REQUIRED YES
6733 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6734 TARGET_INCLUDE_DIRECTORIES(f32-vaddc-minmax-test PRIVATE include src test)
6735 TARGET_LINK_LIBRARIES(f32-vaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6736 ADD_TEST(f32-vaddc-minmax-test f32-vaddc-minmax-test)
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]6737
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6738 ADD_EXECUTABLE(f32-vaddc-relu-test test/f32-vaddc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6739 SET_TARGET_PROPERTIES(f32-vaddc-relu-test PROPERTIES
6740 CXX_STANDARD 11
6741 CXX_STANDARD_REQUIRED YES
6742 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6743 TARGET_INCLUDE_DIRECTORIES(f32-vaddc-relu-test PRIVATE include src test)
6744 TARGET_LINK_LIBRARIES(f32-vaddc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6745 ADD_TEST(f32-vaddc-relu-test f32-vaddc-relu-test)
6746
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6747 ADD_EXECUTABLE(f32-vclamp-test test/f32-vclamp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6748 SET_TARGET_PROPERTIES(f32-vclamp-test PROPERTIES
6749 CXX_STANDARD 11
6750 CXX_STANDARD_REQUIRED YES
6751 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6752 TARGET_INCLUDE_DIRECTORIES(f32-vclamp-test PRIVATE include src test)
6753 TARGET_LINK_LIBRARIES(f32-vclamp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6754 ADD_TEST(f32-vclamp-test f32-vclamp-test)
6755
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6756 ADD_EXECUTABLE(f32-vhswish-test test/f32-vhswish.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6757 SET_TARGET_PROPERTIES(f32-vhswish-test PROPERTIES
6758 CXX_STANDARD 11
6759 CXX_STANDARD_REQUIRED YES
6760 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6761 TARGET_INCLUDE_DIRECTORIES(f32-vhswish-test PRIVATE include src test)
6762 TARGET_LINK_LIBRARIES(f32-vhswish-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6763 ADD_TEST(f32-vhswish-test f32-vhswish-test)
6764
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6765 ADD_EXECUTABLE(f32-vdiv-test test/f32-vdiv.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6766 SET_TARGET_PROPERTIES(f32-vdiv-test PROPERTIES
6767 CXX_STANDARD 11
6768 CXX_STANDARD_REQUIRED YES
6769 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6770 TARGET_INCLUDE_DIRECTORIES(f32-vdiv-test PRIVATE include src test)
6771 TARGET_LINK_LIBRARIES(f32-vdiv-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6772 ADD_TEST(f32-vdiv-test f32-vdiv-test)
6773
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6774 ADD_EXECUTABLE(f32-vdiv-minmax-test test/f32-vdiv-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6775 SET_TARGET_PROPERTIES(f32-vdiv-minmax-test PROPERTIES
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6776 CXX_STANDARD 11
6777 CXX_STANDARD_REQUIRED YES
6778 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6779 TARGET_INCLUDE_DIRECTORIES(f32-vdiv-minmax-test PRIVATE include src test)
6780 TARGET_LINK_LIBRARIES(f32-vdiv-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6781 ADD_TEST(f32-vdiv-minmax-test f32-vdiv-minmax-test)
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6782
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6783 ADD_EXECUTABLE(f32-vdiv-relu-test test/f32-vdiv-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6784 SET_TARGET_PROPERTIES(f32-vdiv-relu-test PROPERTIES
6785 CXX_STANDARD 11
6786 CXX_STANDARD_REQUIRED YES
6787 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6788 TARGET_INCLUDE_DIRECTORIES(f32-vdiv-relu-test PRIVATE include src test)
6789 TARGET_LINK_LIBRARIES(f32-vdiv-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6790 ADD_TEST(f32-vdiv-relu-test f32-vdiv-relu-test)
6791
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6792 ADD_EXECUTABLE(f32-vdivc-test test/f32-vdivc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6793 SET_TARGET_PROPERTIES(f32-vdivc-test PROPERTIES
6794 CXX_STANDARD 11
6795 CXX_STANDARD_REQUIRED YES
6796 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6797 TARGET_INCLUDE_DIRECTORIES(f32-vdivc-test PRIVATE include src test)
6798 TARGET_LINK_LIBRARIES(f32-vdivc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6799 ADD_TEST(f32-vdivc-test f32-vdivc-test)
6800
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6801 ADD_EXECUTABLE(f32-vdivc-minmax-test test/f32-vdivc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6802 SET_TARGET_PROPERTIES(f32-vdivc-minmax-test PROPERTIES
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6803 CXX_STANDARD 11
6804 CXX_STANDARD_REQUIRED YES
6805 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6806 TARGET_INCLUDE_DIRECTORIES(f32-vdivc-minmax-test PRIVATE include src test)
6807 TARGET_LINK_LIBRARIES(f32-vdivc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6808 ADD_TEST(f32-vdivc-minmax-test f32-vdivc-minmax-test)
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6809
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6810 ADD_EXECUTABLE(f32-vdivc-relu-test test/f32-vdivc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6811 SET_TARGET_PROPERTIES(f32-vdivc-relu-test PROPERTIES
6812 CXX_STANDARD 11
6813 CXX_STANDARD_REQUIRED YES
6814 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6815 TARGET_INCLUDE_DIRECTORIES(f32-vdivc-relu-test PRIVATE include src test)
6816 TARGET_LINK_LIBRARIES(f32-vdivc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6817 ADD_TEST(f32-vdivc-relu-test f32-vdivc-relu-test)
6818
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6819 ADD_EXECUTABLE(f32-vrdivc-test test/f32-vrdivc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6820 SET_TARGET_PROPERTIES(f32-vrdivc-test PROPERTIES
6821 CXX_STANDARD 11
6822 CXX_STANDARD_REQUIRED YES
6823 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6824 TARGET_INCLUDE_DIRECTORIES(f32-vrdivc-test PRIVATE include src test)
6825 TARGET_LINK_LIBRARIES(f32-vrdivc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6826 ADD_TEST(f32-vrdivc-test f32-vrdivc-test)
6827
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6828 ADD_EXECUTABLE(f32-vrdivc-minmax-test test/f32-vrdivc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6829 SET_TARGET_PROPERTIES(f32-vrdivc-minmax-test PROPERTIES
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6830 CXX_STANDARD 11
6831 CXX_STANDARD_REQUIRED YES
6832 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6833 TARGET_INCLUDE_DIRECTORIES(f32-vrdivc-minmax-test PRIVATE include src test)
6834 TARGET_LINK_LIBRARIES(f32-vrdivc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6835 ADD_TEST(f32-vrdivc-minmax-test f32-vrdivc-minmax-test)
Marat Dukhan77ca6302019-12-06 12:48:15 -0800[diff] [blame]6836
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6837 ADD_EXECUTABLE(f32-vrdivc-relu-test test/f32-vrdivc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6838 SET_TARGET_PROPERTIES(f32-vrdivc-relu-test PROPERTIES
6839 CXX_STANDARD 11
6840 CXX_STANDARD_REQUIRED YES
6841 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6842 TARGET_INCLUDE_DIRECTORIES(f32-vrdivc-relu-test PRIVATE include src test)
6843 TARGET_LINK_LIBRARIES(f32-vrdivc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6844 ADD_TEST(f32-vrdivc-relu-test f32-vrdivc-relu-test)
6845
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6846 ADD_EXECUTABLE(f32-velu-test test/f32-velu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]6847 SET_TARGET_PROPERTIES(f32-velu-test PROPERTIES
6848 CXX_STANDARD 11
6849 CXX_STANDARD_REQUIRED YES
6850 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6851 TARGET_INCLUDE_DIRECTORIES(f32-velu-test PRIVATE include src test)
6852 TARGET_LINK_LIBRARIES(f32-velu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]6853 ADD_TEST(f32-velu-test f32-velu-test)
6854
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6855 ADD_EXECUTABLE(f32-vlrelu-test test/f32-vlrelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan8cc7efe2020-06-10 16:24:27 -0700[diff] [blame]6856 SET_TARGET_PROPERTIES(f32-vlrelu-test PROPERTIES
6857 CXX_STANDARD 11
6858 CXX_STANDARD_REQUIRED YES
6859 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6860 TARGET_INCLUDE_DIRECTORIES(f32-vlrelu-test PRIVATE include src test)
6861 TARGET_LINK_LIBRARIES(f32-vlrelu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan8cc7efe2020-06-10 16:24:27 -0700[diff] [blame]6862 ADD_TEST(f32-vlrelu-test f32-vlrelu-test)
6863
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6864 ADD_EXECUTABLE(f32-vmax-test test/f32-vmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6865 SET_TARGET_PROPERTIES(f32-vmax-test PROPERTIES
6866 CXX_STANDARD 11
6867 CXX_STANDARD_REQUIRED YES
6868 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6869 TARGET_INCLUDE_DIRECTORIES(f32-vmax-test PRIVATE include src test)
6870 TARGET_LINK_LIBRARIES(f32-vmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6871 ADD_TEST(f32-vmax-test f32-vmax-test)
6872
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6873 ADD_EXECUTABLE(f32-vmaxc-test test/f32-vmaxc.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6874 SET_TARGET_PROPERTIES(f32-vmaxc-test PROPERTIES
6875 CXX_STANDARD 11
6876 CXX_STANDARD_REQUIRED YES
6877 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6878 TARGET_INCLUDE_DIRECTORIES(f32-vmaxc-test PRIVATE include src test)
6879 TARGET_LINK_LIBRARIES(f32-vmaxc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6880 ADD_TEST(f32-vmaxc-test f32-vmaxc-test)
6881
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6882 ADD_EXECUTABLE(f32-vmin-test test/f32-vmin.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6883 SET_TARGET_PROPERTIES(f32-vmin-test PROPERTIES
6884 CXX_STANDARD 11
6885 CXX_STANDARD_REQUIRED YES
6886 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6887 TARGET_INCLUDE_DIRECTORIES(f32-vmin-test PRIVATE include src test)
6888 TARGET_LINK_LIBRARIES(f32-vmin-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6889 ADD_TEST(f32-vmin-test f32-vmin-test)
6890
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6891 ADD_EXECUTABLE(f32-vminc-test test/f32-vminc.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6892 SET_TARGET_PROPERTIES(f32-vminc-test PROPERTIES
6893 CXX_STANDARD 11
6894 CXX_STANDARD_REQUIRED YES
6895 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6896 TARGET_INCLUDE_DIRECTORIES(f32-vminc-test PRIVATE include src test)
6897 TARGET_LINK_LIBRARIES(f32-vminc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan403b7d42019-12-05 12:49:11 -0800[diff] [blame]6898 ADD_TEST(f32-vminc-test f32-vminc-test)
6899
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6900 ADD_EXECUTABLE(f32-vmul-test test/f32-vmul.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6901 SET_TARGET_PROPERTIES(f32-vmul-test PROPERTIES
6902 CXX_STANDARD 11
6903 CXX_STANDARD_REQUIRED YES
6904 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6905 TARGET_INCLUDE_DIRECTORIES(f32-vmul-test PRIVATE include src test)
6906 TARGET_LINK_LIBRARIES(f32-vmul-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6907 ADD_TEST(f32-vmul-test f32-vmul-test)
6908
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6909 ADD_EXECUTABLE(f32-vmul-minmax-test test/f32-vmul-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6910 SET_TARGET_PROPERTIES(f32-vmul-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6911 CXX_STANDARD 11
6912 CXX_STANDARD_REQUIRED YES
6913 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6914 TARGET_INCLUDE_DIRECTORIES(f32-vmul-minmax-test PRIVATE include src test)
6915 TARGET_LINK_LIBRARIES(f32-vmul-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6916 ADD_TEST(f32-vmul-minmax-test f32-vmul-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6917
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6918 ADD_EXECUTABLE(f32-vmul-relu-test test/f32-vmul-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6919 SET_TARGET_PROPERTIES(f32-vmul-relu-test PROPERTIES
6920 CXX_STANDARD 11
6921 CXX_STANDARD_REQUIRED YES
6922 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6923 TARGET_INCLUDE_DIRECTORIES(f32-vmul-relu-test PRIVATE include src test)
6924 TARGET_LINK_LIBRARIES(f32-vmul-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6925 ADD_TEST(f32-vmul-relu-test f32-vmul-relu-test)
6926
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6927 ADD_EXECUTABLE(f32-vmulc-test test/f32-vmulc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6928 SET_TARGET_PROPERTIES(f32-vmulc-test PROPERTIES
6929 CXX_STANDARD 11
6930 CXX_STANDARD_REQUIRED YES
6931 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6932 TARGET_INCLUDE_DIRECTORIES(f32-vmulc-test PRIVATE include src test)
6933 TARGET_LINK_LIBRARIES(f32-vmulc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]6934 ADD_TEST(f32-vmulc-test f32-vmulc-test)
6935
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6936 ADD_EXECUTABLE(f32-vmulc-minmax-test test/f32-vmulc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6937 SET_TARGET_PROPERTIES(f32-vmulc-minmax-test PROPERTIES
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]6938 CXX_STANDARD 11
6939 CXX_STANDARD_REQUIRED YES
6940 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6941 TARGET_INCLUDE_DIRECTORIES(f32-vmulc-minmax-test PRIVATE include src test)
6942 TARGET_LINK_LIBRARIES(f32-vmulc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]6943 ADD_TEST(f32-vmulc-minmax-test f32-vmulc-minmax-test)
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]6944
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6945 ADD_EXECUTABLE(f32-vmulc-relu-test test/f32-vmulc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6946 SET_TARGET_PROPERTIES(f32-vmulc-relu-test PROPERTIES
6947 CXX_STANDARD 11
6948 CXX_STANDARD_REQUIRED YES
6949 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6950 TARGET_INCLUDE_DIRECTORIES(f32-vmulc-relu-test PRIVATE include src test)
6951 TARGET_LINK_LIBRARIES(f32-vmulc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]6952 ADD_TEST(f32-vmulc-relu-test f32-vmulc-relu-test)
6953
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6954 ADD_EXECUTABLE(f32-vmulcaddc-minmax-test test/f32-vmulcaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhanb9d07cf2020-04-11 20:25:31 -0700[diff] [blame]6955 SET_TARGET_PROPERTIES(f32-vmulcaddc-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6956 CXX_STANDARD 11
6957 CXX_STANDARD_REQUIRED YES
6958 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6959 TARGET_INCLUDE_DIRECTORIES(f32-vmulcaddc-minmax-test PRIVATE include src test)
6960 TARGET_LINK_LIBRARIES(f32-vmulcaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanb9d07cf2020-04-11 20:25:31 -0700[diff] [blame]6961 ADD_TEST(f32-vmulcaddc-minmax-test f32-vmulcaddc-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]6962
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6963 ADD_EXECUTABLE(f32-vneg-test test/f32-vneg.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6964 SET_TARGET_PROPERTIES(f32-vneg-test PROPERTIES
6965 CXX_STANDARD 11
6966 CXX_STANDARD_REQUIRED YES
6967 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6968 TARGET_INCLUDE_DIRECTORIES(f32-vneg-test PRIVATE include src test)
6969 TARGET_LINK_LIBRARIES(f32-vneg-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6970 ADD_TEST(f32-vneg-test f32-vneg-test)
6971
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6972 ADD_EXECUTABLE(f32-vrelu-test test/f32-vrelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6973 SET_TARGET_PROPERTIES(f32-vrelu-test PROPERTIES
6974 CXX_STANDARD 11
6975 CXX_STANDARD_REQUIRED YES
6976 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6977 TARGET_INCLUDE_DIRECTORIES(f32-vrelu-test PRIVATE include src test)
6978 TARGET_LINK_LIBRARIES(f32-vrelu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]6979 ADD_TEST(f32-vrelu-test f32-vrelu-test)
6980
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6981 ADD_EXECUTABLE(f32-vrndne-test test/f32-vrndne.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6982 SET_TARGET_PROPERTIES(f32-vrndne-test PROPERTIES
6983 CXX_STANDARD 11
6984 CXX_STANDARD_REQUIRED YES
6985 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6986 TARGET_INCLUDE_DIRECTORIES(f32-vrndne-test PRIVATE include src test)
6987 TARGET_LINK_LIBRARIES(f32-vrndne-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6988 ADD_TEST(f32-vrndne-test f32-vrndne-test)
6989
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6990 ADD_EXECUTABLE(f32-vrndz-test test/f32-vrndz.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6991 SET_TARGET_PROPERTIES(f32-vrndz-test PROPERTIES
6992 CXX_STANDARD 11
6993 CXX_STANDARD_REQUIRED YES
6994 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6995 TARGET_INCLUDE_DIRECTORIES(f32-vrndz-test PRIVATE include src test)
6996 TARGET_LINK_LIBRARIES(f32-vrndz-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]6997 ADD_TEST(f32-vrndz-test f32-vrndz-test)
6998
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]6999 ADD_EXECUTABLE(f32-vrndu-test test/f32-vrndu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7000 SET_TARGET_PROPERTIES(f32-vrndu-test PROPERTIES
7001 CXX_STANDARD 11
7002 CXX_STANDARD_REQUIRED YES
7003 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7004 TARGET_INCLUDE_DIRECTORIES(f32-vrndu-test PRIVATE include src test)
7005 TARGET_LINK_LIBRARIES(f32-vrndu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7006 ADD_TEST(f32-vrndu-test f32-vrndu-test)
7007
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7008 ADD_EXECUTABLE(f32-vrndd-test test/f32-vrndd.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7009 SET_TARGET_PROPERTIES(f32-vrndd-test PROPERTIES
7010 CXX_STANDARD 11
7011 CXX_STANDARD_REQUIRED YES
7012 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7013 TARGET_INCLUDE_DIRECTORIES(f32-vrndd-test PRIVATE include src test)
7014 TARGET_LINK_LIBRARIES(f32-vrndd-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7015 ADD_TEST(f32-vrndd-test f32-vrndd-test)
7016
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7017 ADD_EXECUTABLE(f32-vscaleexpminusmax-test test/f32-vscaleexpminusmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]7018 SET_TARGET_PROPERTIES(f32-vscaleexpminusmax-test PROPERTIES
7019 CXX_STANDARD 11
7020 CXX_STANDARD_REQUIRED YES
7021 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7022 TARGET_INCLUDE_DIRECTORIES(f32-vscaleexpminusmax-test PRIVATE include src test)
7023 TARGET_LINK_LIBRARIES(f32-vscaleexpminusmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan97579532019-10-18 16:40:39 -0700[diff] [blame]7024 ADD_TEST(f32-vscaleexpminusmax-test f32-vscaleexpminusmax-test)
7025
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7026 ADD_EXECUTABLE(f32-vscaleextexp-test test/f32-vscaleextexp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan9f240d12020-04-13 10:42:30 -0700[diff] [blame]7027 SET_TARGET_PROPERTIES(f32-vscaleextexp-test PROPERTIES
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]7028 CXX_STANDARD 11
7029 CXX_STANDARD_REQUIRED YES
7030 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7031 TARGET_INCLUDE_DIRECTORIES(f32-vscaleextexp-test PRIVATE include src test)
7032 TARGET_LINK_LIBRARIES(f32-vscaleextexp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6f8d4d32019-10-25 17:07:09 -0700[diff] [blame]7033 ADD_TEST(f32-vscaleextexp-test f32-vscaleextexp-test)
7034
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7035 ADD_EXECUTABLE(f32-vsigmoid-test test/f32-vsigmoid.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]7036 SET_TARGET_PROPERTIES(f32-vsigmoid-test PROPERTIES
7037 CXX_STANDARD 11
7038 CXX_STANDARD_REQUIRED YES
7039 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7040 TARGET_INCLUDE_DIRECTORIES(f32-vsigmoid-test PRIVATE include src test)
7041 TARGET_LINK_LIBRARIES(f32-vsigmoid-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]7042 ADD_TEST(f32-vsigmoid-test f32-vsigmoid-test)
7043
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7044 ADD_EXECUTABLE(f32-vsqr-test test/f32-vsqr.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7045 SET_TARGET_PROPERTIES(f32-vsqr-test PROPERTIES
7046 CXX_STANDARD 11
7047 CXX_STANDARD_REQUIRED YES
7048 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7049 TARGET_INCLUDE_DIRECTORIES(f32-vsqr-test PRIVATE include src test)
7050 TARGET_LINK_LIBRARIES(f32-vsqr-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhaneecf8fd2020-06-09 08:59:37 -0700[diff] [blame]7051 ADD_TEST(f32-vsqr-test f32-vsqr-test)
7052
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7053 ADD_EXECUTABLE(f32-vsqrdiff-test test/f32-vsqrdiff.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]7054 SET_TARGET_PROPERTIES(f32-vsqrdiff-test PROPERTIES
7055 CXX_STANDARD 11
7056 CXX_STANDARD_REQUIRED YES
7057 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7058 TARGET_INCLUDE_DIRECTORIES(f32-vsqrdiff-test PRIVATE include src test)
7059 TARGET_LINK_LIBRARIES(f32-vsqrdiff-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]7060 ADD_TEST(f32-vsqrdiff-test f32-vsqrdiff-test)
7061
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7062 ADD_EXECUTABLE(f32-vsqrdiffc-test test/f32-vsqrdiffc.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]7063 SET_TARGET_PROPERTIES(f32-vsqrdiffc-test PROPERTIES
7064 CXX_STANDARD 11
7065 CXX_STANDARD_REQUIRED YES
7066 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7067 TARGET_INCLUDE_DIRECTORIES(f32-vsqrdiffc-test PRIVATE include src test)
7068 TARGET_LINK_LIBRARIES(f32-vsqrdiffc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhand46e12a2020-06-05 09:26:26 -0700[diff] [blame]7069 ADD_TEST(f32-vsqrdiffc-test f32-vsqrdiffc-test)
7070
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7071 ADD_EXECUTABLE(f32-vsqrt-test test/f32-vsqrt.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]7072 SET_TARGET_PROPERTIES(f32-vsqrt-test PROPERTIES
7073 CXX_STANDARD 11
7074 CXX_STANDARD_REQUIRED YES
7075 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7076 TARGET_INCLUDE_DIRECTORIES(f32-vsqrt-test PRIVATE include src test)
7077 TARGET_LINK_LIBRARIES(f32-vsqrt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]7078 ADD_TEST(f32-vsqrt-test f32-vsqrt-test)
7079
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7080 ADD_EXECUTABLE(f32-vsub-test test/f32-vsub.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7081 SET_TARGET_PROPERTIES(f32-vsub-test PROPERTIES
7082 CXX_STANDARD 11
7083 CXX_STANDARD_REQUIRED YES
7084 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7085 TARGET_INCLUDE_DIRECTORIES(f32-vsub-test PRIVATE include src test)
7086 TARGET_LINK_LIBRARIES(f32-vsub-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7087 ADD_TEST(f32-vsub-test f32-vsub-test)
7088
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7089 ADD_EXECUTABLE(f32-vsub-minmax-test test/f32-vsub-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7090 SET_TARGET_PROPERTIES(f32-vsub-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7091 CXX_STANDARD 11
7092 CXX_STANDARD_REQUIRED YES
7093 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7094 TARGET_INCLUDE_DIRECTORIES(f32-vsub-minmax-test PRIVATE include src test)
7095 TARGET_LINK_LIBRARIES(f32-vsub-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7096 ADD_TEST(f32-vsub-minmax-test f32-vsub-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7097
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7098 ADD_EXECUTABLE(f32-vsub-relu-test test/f32-vsub-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7099 SET_TARGET_PROPERTIES(f32-vsub-relu-test PROPERTIES
7100 CXX_STANDARD 11
7101 CXX_STANDARD_REQUIRED YES
7102 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7103 TARGET_INCLUDE_DIRECTORIES(f32-vsub-relu-test PRIVATE include src test)
7104 TARGET_LINK_LIBRARIES(f32-vsub-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7105 ADD_TEST(f32-vsub-relu-test f32-vsub-relu-test)
7106
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7107 ADD_EXECUTABLE(f32-vsubc-test test/f32-vsubc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7108 SET_TARGET_PROPERTIES(f32-vsubc-test PROPERTIES
7109 CXX_STANDARD 11
7110 CXX_STANDARD_REQUIRED YES
7111 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7112 TARGET_INCLUDE_DIRECTORIES(f32-vsubc-test PRIVATE include src test)
7113 TARGET_LINK_LIBRARIES(f32-vsubc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7114 ADD_TEST(f32-vsubc-test f32-vsubc-test)
7115
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7116 ADD_EXECUTABLE(f32-vsubc-minmax-test test/f32-vsubc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7117 SET_TARGET_PROPERTIES(f32-vsubc-minmax-test PROPERTIES
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]7118 CXX_STANDARD 11
7119 CXX_STANDARD_REQUIRED YES
7120 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7121 TARGET_INCLUDE_DIRECTORIES(f32-vsubc-minmax-test PRIVATE include src test)
7122 TARGET_LINK_LIBRARIES(f32-vsubc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7123 ADD_TEST(f32-vsubc-minmax-test f32-vsubc-minmax-test)
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]7124
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7125 ADD_EXECUTABLE(f32-vsubc-relu-test test/f32-vsubc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7126 SET_TARGET_PROPERTIES(f32-vsubc-relu-test PROPERTIES
7127 CXX_STANDARD 11
7128 CXX_STANDARD_REQUIRED YES
7129 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7130 TARGET_INCLUDE_DIRECTORIES(f32-vsubc-relu-test PRIVATE include src test)
7131 TARGET_LINK_LIBRARIES(f32-vsubc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7132 ADD_TEST(f32-vsubc-relu-test f32-vsubc-relu-test)
7133
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7134 ADD_EXECUTABLE(f32-vrsubc-test test/f32-vrsubc.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7135 SET_TARGET_PROPERTIES(f32-vrsubc-test PROPERTIES
7136 CXX_STANDARD 11
7137 CXX_STANDARD_REQUIRED YES
7138 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7139 TARGET_INCLUDE_DIRECTORIES(f32-vrsubc-test PRIVATE include src test)
7140 TARGET_LINK_LIBRARIES(f32-vrsubc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchardd5b9f1c2020-07-01 15:00:19 -0700[diff] [blame]7141 ADD_TEST(f32-vrsubc-test f32-vrsubc-test)
7142
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7143 ADD_EXECUTABLE(f32-vrsubc-minmax-test test/f32-vrsubc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7144 SET_TARGET_PROPERTIES(f32-vrsubc-minmax-test PROPERTIES
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]7145 CXX_STANDARD 11
7146 CXX_STANDARD_REQUIRED YES
7147 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7148 TARGET_INCLUDE_DIRECTORIES(f32-vrsubc-minmax-test PRIVATE include src test)
7149 TARGET_LINK_LIBRARIES(f32-vrsubc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan91cd2b72020-04-09 23:57:31 -0700[diff] [blame]7150 ADD_TEST(f32-vrsubc-minmax-test f32-vrsubc-minmax-test)
Marat Dukhanc76065f2019-11-14 18:13:33 -0800[diff] [blame]7151
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7152 ADD_EXECUTABLE(f32-vrsubc-relu-test test/f32-vrsubc-relu.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7153 SET_TARGET_PROPERTIES(f32-vrsubc-relu-test PROPERTIES
7154 CXX_STANDARD 11
7155 CXX_STANDARD_REQUIRED YES
7156 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7157 TARGET_INCLUDE_DIRECTORIES(f32-vrsubc-relu-test PRIVATE include src test)
7158 TARGET_LINK_LIBRARIES(f32-vrsubc-relu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Frank Barchard674778d2020-08-08 10:17:25 -0700[diff] [blame]7159 ADD_TEST(f32-vrsubc-relu-test f32-vrsubc-relu-test)
7160
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7161 ADD_EXECUTABLE(qc8-dwconv-minmax-fp32-test test/qc8-dwconv-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]7162 SET_TARGET_PROPERTIES(qc8-dwconv-minmax-fp32-test PROPERTIES
7163 CXX_STANDARD 11
7164 CXX_STANDARD_REQUIRED YES
7165 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7166 TARGET_INCLUDE_DIRECTORIES(qc8-dwconv-minmax-fp32-test PRIVATE include src test)
7167 TARGET_LINK_LIBRARIES(qc8-dwconv-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan82286892021-06-04 17:27:27 -0700[diff] [blame]7168 ADD_TEST(qc8-dwconv-minmax-fp32-test qc8-dwconv-minmax-fp32-test)
7169
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7170 ADD_EXECUTABLE(qc8-gemm-minmax-fp32-test test/qc8-gemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]7171 SET_TARGET_PROPERTIES(qc8-gemm-minmax-fp32-test PROPERTIES
7172 CXX_STANDARD 11
7173 CXX_STANDARD_REQUIRED YES
7174 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7175 TARGET_INCLUDE_DIRECTORIES(qc8-gemm-minmax-fp32-test PRIVATE include src test)
7176 TARGET_LINK_LIBRARIES(qc8-gemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan0b043742021-06-02 18:29:11 -0700[diff] [blame]7177 ADD_TEST(qc8-gemm-minmax-fp32-test qc8-gemm-minmax-fp32-test)
7178
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7179 ADD_EXECUTABLE(qc8-igemm-minmax-fp32-test test/qc8-igemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhane06c8132021-06-03 08:59:11 -0700[diff] [blame]7180 SET_TARGET_PROPERTIES(qc8-igemm-minmax-fp32-test PROPERTIES
7181 CXX_STANDARD 11
7182 CXX_STANDARD_REQUIRED YES
7183 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7184 TARGET_INCLUDE_DIRECTORIES(qc8-igemm-minmax-fp32-test PRIVATE include src test)
7185 TARGET_LINK_LIBRARIES(qc8-igemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhane06c8132021-06-03 08:59:11 -0700[diff] [blame]7186 ADD_TEST(qc8-igemm-minmax-fp32-test qc8-igemm-minmax-fp32-test)
7187
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7188 ADD_EXECUTABLE(qs8-dwconv-minmax-fp32-test test/qs8-dwconv-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]7189 SET_TARGET_PROPERTIES(qs8-dwconv-minmax-fp32-test PROPERTIES
7190 CXX_STANDARD 11
7191 CXX_STANDARD_REQUIRED YES
7192 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7193 TARGET_INCLUDE_DIRECTORIES(qs8-dwconv-minmax-fp32-test PRIVATE include src test)
7194 TARGET_LINK_LIBRARIES(qs8-dwconv-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]7195 ADD_TEST(qs8-dwconv-minmax-fp32-test qs8-dwconv-minmax-fp32-test)
7196
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7197 ADD_EXECUTABLE(qs8-dwconv-minmax-rndnu-test test/qs8-dwconv-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]7198 SET_TARGET_PROPERTIES(qs8-dwconv-minmax-rndnu-test PROPERTIES
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7199 CXX_STANDARD 11
7200 CXX_STANDARD_REQUIRED YES
7201 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7202 TARGET_INCLUDE_DIRECTORIES(qs8-dwconv-minmax-rndnu-test PRIVATE include src test)
7203 TARGET_LINK_LIBRARIES(qs8-dwconv-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanbe18f5c2021-07-16 18:46:39 -0700[diff] [blame]7204 ADD_TEST(qs8-dwconv-minmax-rndnu-test qs8-dwconv-minmax-rndnu-test)
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7205
Marat Dukhanfee66be2021-12-09 17:51:15 -0800[diff] [blame]7206 ADD_EXECUTABLE(qs8-f32-vcvt-test test/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
7207 SET_TARGET_PROPERTIES(qs8-f32-vcvt-test PROPERTIES
7208 CXX_STANDARD 11
7209 CXX_STANDARD_REQUIRED YES
7210 CXX_EXTENSIONS YES)
7211 TARGET_INCLUDE_DIRECTORIES(qs8-f32-vcvt-test PRIVATE include src test)
7212 TARGET_LINK_LIBRARIES(qs8-f32-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7213 ADD_TEST(qs8-f32-vcvt-test qs8-f32-vcvt-test)
7214
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7215 ADD_EXECUTABLE(qs8-gavgpool-minmax-test test/qs8-gavgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan4ed53f42020-08-06 01:12:55 -0700[diff] [blame]7216 SET_TARGET_PROPERTIES(qs8-gavgpool-minmax-test PROPERTIES
7217 CXX_STANDARD 11
7218 CXX_STANDARD_REQUIRED YES
7219 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7220 TARGET_INCLUDE_DIRECTORIES(qs8-gavgpool-minmax-test PRIVATE include src test)
7221 TARGET_LINK_LIBRARIES(qs8-gavgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan4ed53f42020-08-06 01:12:55 -0700[diff] [blame]7222 ADD_TEST(qs8-gavgpool-test qs8-gavgpool-minmax-test)
7223
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7224 ADD_EXECUTABLE(qs8-gemm-minmax-fp32-test test/qs8-gemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7225 SET_TARGET_PROPERTIES(qs8-gemm-minmax-fp32-test PROPERTIES
7226 CXX_STANDARD 11
7227 CXX_STANDARD_REQUIRED YES
7228 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7229 TARGET_INCLUDE_DIRECTORIES(qs8-gemm-minmax-fp32-test PRIVATE include src test)
7230 TARGET_LINK_LIBRARIES(qs8-gemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7231 ADD_TEST(qs8-gemm-minmax-fp32-test qs8-gemm-minmax-fp32-test)
7232
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7233 ADD_EXECUTABLE(qs8-gemm-minmax-rndnu-test test/qs8-gemm-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7234 SET_TARGET_PROPERTIES(qs8-gemm-minmax-rndnu-test PROPERTIES
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7235 CXX_STANDARD 11
7236 CXX_STANDARD_REQUIRED YES
7237 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7238 TARGET_INCLUDE_DIRECTORIES(qs8-gemm-minmax-rndnu-test PRIVATE include src test)
7239 TARGET_LINK_LIBRARIES(qs8-gemm-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7240 ADD_TEST(qs8-gemm-minmax-rndnu-test qs8-gemm-minmax-rndnu-test)
7241
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7242 ADD_EXECUTABLE(qs8-igemm-minmax-fp32-test test/qs8-igemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7243 SET_TARGET_PROPERTIES(qs8-igemm-minmax-fp32-test PROPERTIES
7244 CXX_STANDARD 11
7245 CXX_STANDARD_REQUIRED YES
7246 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7247 TARGET_INCLUDE_DIRECTORIES(qs8-igemm-minmax-fp32-test PRIVATE include src test)
7248 TARGET_LINK_LIBRARIES(qs8-igemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7249 ADD_TEST(qs8-igemm-minmax-fp32-test qs8-igemm-minmax-fp32-test)
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7250
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7251 ADD_EXECUTABLE(qs8-igemm-minmax-rndnu-test test/qs8-igemm-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7252 SET_TARGET_PROPERTIES(qs8-igemm-minmax-rndnu-test PROPERTIES
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7253 CXX_STANDARD 11
7254 CXX_STANDARD_REQUIRED YES
7255 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7256 TARGET_INCLUDE_DIRECTORIES(qs8-igemm-minmax-rndnu-test PRIVATE include src test)
7257 TARGET_LINK_LIBRARIES(qs8-igemm-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhane903dff2021-07-16 19:43:41 -0700[diff] [blame]7258 ADD_TEST(qs8-igemm-minmax-rndnu-test qs8-igemm-minmax-rndnu-test)
Marat Dukhan9b474cf2021-05-25 16:37:48 -0700[diff] [blame]7259
Marat Dukhanf879d9e2021-08-06 01:09:30 -0700[diff] [blame]7260 ADD_EXECUTABLE(qs8-requantization-test test/qs8-requantization.cc $<TARGET_OBJECTS:all_microkernels>)
7261 SET_TARGET_PROPERTIES(qs8-requantization-test PROPERTIES
7262 CXX_STANDARD 11
7263 CXX_STANDARD_REQUIRED YES
7264 CXX_EXTENSIONS YES)
7265 TARGET_INCLUDE_DIRECTORIES(qs8-requantization-test PRIVATE include src test)
7266 TARGET_LINK_LIBRARIES(qs8-requantization-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7267 ADD_TEST(qs8-requantization-test qs8-requantization-test)
7268
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7269 ADD_EXECUTABLE(qs8-vadd-minmax-test test/qs8-vadd-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]7270 SET_TARGET_PROPERTIES(qs8-vadd-minmax-test PROPERTIES
7271 CXX_STANDARD 11
7272 CXX_STANDARD_REQUIRED YES
7273 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7274 TARGET_INCLUDE_DIRECTORIES(qs8-vadd-minmax-test PRIVATE include src test)
7275 TARGET_LINK_LIBRARIES(qs8-vadd-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]7276 ADD_TEST(qs8-vadd-minmax-test qs8-vadd-minmax-test)
7277
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7278 ADD_EXECUTABLE(qs8-vaddc-minmax-test test/qs8-vaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]7279 SET_TARGET_PROPERTIES(qs8-vaddc-minmax-test PROPERTIES
7280 CXX_STANDARD 11
7281 CXX_STANDARD_REQUIRED YES
7282 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7283 TARGET_INCLUDE_DIRECTORIES(qs8-vaddc-minmax-test PRIVATE include src test)
7284 TARGET_LINK_LIBRARIES(qs8-vaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan0270d9f2020-08-11 00:56:46 -0700[diff] [blame]7285 ADD_TEST(qs8-vaddc-minmax-test qs8-vaddc-minmax-test)
7286
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]7287 ADD_EXECUTABLE(qs8-vmul-minmax-fp32-test test/qs8-vmul-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels>)
7288 SET_TARGET_PROPERTIES(qs8-vmul-minmax-fp32-test PROPERTIES
7289 CXX_STANDARD 11
7290 CXX_STANDARD_REQUIRED YES
7291 CXX_EXTENSIONS YES)
7292 TARGET_INCLUDE_DIRECTORIES(qs8-vmul-minmax-fp32-test PRIVATE include src test)
7293 TARGET_LINK_LIBRARIES(qs8-vmul-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7294 ADD_TEST(qs8-vmul-minmax-fp32-test qs8-vmul-minmax-fp32-test)
7295
7296 ADD_EXECUTABLE(qs8-vmulc-minmax-fp32-test test/qs8-vmulc-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels>)
7297 SET_TARGET_PROPERTIES(qs8-vmulc-minmax-fp32-test PROPERTIES
7298 CXX_STANDARD 11
7299 CXX_STANDARD_REQUIRED YES
7300 CXX_EXTENSIONS YES)
7301 TARGET_INCLUDE_DIRECTORIES(qs8-vmulc-minmax-fp32-test PRIVATE include src test)
7302 TARGET_LINK_LIBRARIES(qs8-vmulc-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7303 ADD_TEST(qs8-vmulc-minmax-fp32-test qs8-vmulc-minmax-fp32-test)
7304
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7305 ADD_EXECUTABLE(qu8-avgpool-minmax-test test/qu8-avgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7306 SET_TARGET_PROPERTIES(qu8-avgpool-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7307 CXX_STANDARD 11
7308 CXX_STANDARD_REQUIRED YES
7309 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7310 TARGET_INCLUDE_DIRECTORIES(qu8-avgpool-minmax-test PRIVATE include src test)
7311 TARGET_LINK_LIBRARIES(qu8-avgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7312 ADD_TEST(qu8-avgpool-minmax-test qu8-avgpool-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7313
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7314 ADD_EXECUTABLE(qu8-dwconv-minmax-fp32-test test/qu8-dwconv-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]7315 SET_TARGET_PROPERTIES(qu8-dwconv-minmax-fp32-test PROPERTIES
7316 CXX_STANDARD 11
7317 CXX_STANDARD_REQUIRED YES
7318 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7319 TARGET_INCLUDE_DIRECTORIES(qu8-dwconv-minmax-fp32-test PRIVATE include src test)
7320 TARGET_LINK_LIBRARIES(qu8-dwconv-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan3c35f7a2021-07-08 18:55:42 -0700[diff] [blame]7321 ADD_TEST(qu8-dwconv-minmax-fp32-test qu8-dwconv-minmax-fp32-test)
7322
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7323 ADD_EXECUTABLE(qu8-dwconv-minmax-rndnu-test test/qu8-dwconv-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]7324 SET_TARGET_PROPERTIES(qu8-dwconv-minmax-rndnu-test PROPERTIES
7325 CXX_STANDARD 11
7326 CXX_STANDARD_REQUIRED YES
7327 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7328 TARGET_INCLUDE_DIRECTORIES(qu8-dwconv-minmax-rndnu-test PRIVATE include src test)
7329 TARGET_LINK_LIBRARIES(qu8-dwconv-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan73a899a2021-07-27 00:10:38 -0700[diff] [blame]7330 ADD_TEST(qu8-dwconv-minmax-rndnu-test qu8-dwconv-minmax-rndnu-test)
7331
Marat Dukhanfee66be2021-12-09 17:51:15 -0800[diff] [blame]7332 ADD_EXECUTABLE(qu8-f32-vcvt-test test/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
7333 SET_TARGET_PROPERTIES(qu8-f32-vcvt-test PROPERTIES
7334 CXX_STANDARD 11
7335 CXX_STANDARD_REQUIRED YES
7336 CXX_EXTENSIONS YES)
7337 TARGET_INCLUDE_DIRECTORIES(qu8-f32-vcvt-test PRIVATE include src test)
7338 TARGET_LINK_LIBRARIES(qu8-f32-vcvt-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7339 ADD_TEST(qu8-f32-vcvt-test qu8-f32-vcvt-test)
7340
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7341 ADD_EXECUTABLE(qu8-gavgpool-minmax-test test/qu8-gavgpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7342 SET_TARGET_PROPERTIES(qu8-gavgpool-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7343 CXX_STANDARD 11
7344 CXX_STANDARD_REQUIRED YES
7345 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7346 TARGET_INCLUDE_DIRECTORIES(qu8-gavgpool-minmax-test PRIVATE include src test)
7347 TARGET_LINK_LIBRARIES(qu8-gavgpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7348 ADD_TEST(qu8-gavgpool-test qu8-gavgpool-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7349
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7350 ADD_EXECUTABLE(qu8-gemm-minmax-fp32-test test/qu8-gemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]7351 SET_TARGET_PROPERTIES(qu8-gemm-minmax-fp32-test PROPERTIES
7352 CXX_STANDARD 11
7353 CXX_STANDARD_REQUIRED YES
7354 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7355 TARGET_INCLUDE_DIRECTORIES(qu8-gemm-minmax-fp32-test PRIVATE include src test)
7356 TARGET_LINK_LIBRARIES(qu8-gemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]7357 ADD_TEST(qu8-gemm-minmax-fp32-test qu8-gemm-minmax-fp32-test)
7358
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7359 ADD_EXECUTABLE(qu8-gemm-minmax-rndnu-test test/qu8-gemm-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]7360 SET_TARGET_PROPERTIES(qu8-gemm-minmax-rndnu-test PROPERTIES
7361 CXX_STANDARD 11
7362 CXX_STANDARD_REQUIRED YES
7363 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7364 TARGET_INCLUDE_DIRECTORIES(qu8-gemm-minmax-rndnu-test PRIVATE include src test)
7365 TARGET_LINK_LIBRARIES(qu8-gemm-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]7366 ADD_TEST(qu8-gemm-minmax-rndnu-test qu8-gemm-minmax-rndnu-test)
7367
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7368 ADD_EXECUTABLE(qu8-igemm-minmax-fp32-test test/qu8-igemm-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]7369 SET_TARGET_PROPERTIES(qu8-igemm-minmax-fp32-test PROPERTIES
7370 CXX_STANDARD 11
7371 CXX_STANDARD_REQUIRED YES
7372 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7373 TARGET_INCLUDE_DIRECTORIES(qu8-igemm-minmax-fp32-test PRIVATE include src test)
7374 TARGET_LINK_LIBRARIES(qu8-igemm-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanef47f8d2021-07-02 15:08:32 -0700[diff] [blame]7375 ADD_TEST(qu8-igemm-minmax-fp32-test qu8-igemm-minmax-fp32-test)
7376
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7377 ADD_EXECUTABLE(qu8-igemm-minmax-rndnu-test test/qu8-igemm-minmax-rndnu.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]7378 SET_TARGET_PROPERTIES(qu8-igemm-minmax-rndnu-test PROPERTIES
7379 CXX_STANDARD 11
7380 CXX_STANDARD_REQUIRED YES
7381 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7382 TARGET_INCLUDE_DIRECTORIES(qu8-igemm-minmax-rndnu-test PRIVATE include src test)
7383 TARGET_LINK_LIBRARIES(qu8-igemm-minmax-rndnu-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan173661d2021-07-26 23:47:08 -0700[diff] [blame]7384 ADD_TEST(qu8-igemm-minmax-rndnu-test qu8-igemm-minmax-rndnu-test)
7385
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7386 ADD_EXECUTABLE(qu8-requantization-test test/qu8-requantization.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]7387 SET_TARGET_PROPERTIES(qu8-requantization-test PROPERTIES
7388 CXX_STANDARD 11
7389 CXX_STANDARD_REQUIRED YES
7390 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7391 TARGET_INCLUDE_DIRECTORIES(qu8-requantization-test PRIVATE include src test)
7392 TARGET_LINK_LIBRARIES(qu8-requantization-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]7393 ADD_TEST(qu8-requantization-test qu8-requantization-test)
7394
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7395 ADD_EXECUTABLE(qu8-vadd-minmax-test test/qu8-vadd-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7396 SET_TARGET_PROPERTIES(qu8-vadd-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7397 CXX_STANDARD 11
7398 CXX_STANDARD_REQUIRED YES
7399 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7400 TARGET_INCLUDE_DIRECTORIES(qu8-vadd-minmax-test PRIVATE include src test)
7401 TARGET_LINK_LIBRARIES(qu8-vadd-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]7402 ADD_TEST(qu8-vadd-minmax-test qu8-vadd-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7403
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7404 ADD_EXECUTABLE(qu8-vaddc-minmax-test test/qu8-vaddc-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan76e78c82021-07-20 21:11:23 -0700[diff] [blame]7405 SET_TARGET_PROPERTIES(qu8-vaddc-minmax-test PROPERTIES
7406 CXX_STANDARD 11
7407 CXX_STANDARD_REQUIRED YES
7408 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7409 TARGET_INCLUDE_DIRECTORIES(qu8-vaddc-minmax-test PRIVATE include src test)
7410 TARGET_LINK_LIBRARIES(qu8-vaddc-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan76e78c82021-07-20 21:11:23 -0700[diff] [blame]7411 ADD_TEST(qu8-vaddc-minmax-test qu8-vaddc-minmax-test)
7412
Marat Dukhana212eac2021-08-02 09:58:04 -0700[diff] [blame]7413 ADD_EXECUTABLE(qu8-vmul-minmax-fp32-test test/qu8-vmul-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels>)
7414 SET_TARGET_PROPERTIES(qu8-vmul-minmax-fp32-test PROPERTIES
7415 CXX_STANDARD 11
7416 CXX_STANDARD_REQUIRED YES
7417 CXX_EXTENSIONS YES)
7418 TARGET_INCLUDE_DIRECTORIES(qu8-vmul-minmax-fp32-test PRIVATE include src test)
7419 TARGET_LINK_LIBRARIES(qu8-vmul-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7420 ADD_TEST(qu8-vmul-minmax-fp32-test qu8-vmul-minmax-fp32-test)
7421
7422 ADD_EXECUTABLE(qu8-vmulc-minmax-fp32-test test/qu8-vmulc-minmax-fp32.cc $<TARGET_OBJECTS:all_microkernels>)
7423 SET_TARGET_PROPERTIES(qu8-vmulc-minmax-fp32-test PROPERTIES
7424 CXX_STANDARD 11
7425 CXX_STANDARD_REQUIRED YES
7426 CXX_EXTENSIONS YES)
7427 TARGET_INCLUDE_DIRECTORIES(qu8-vmulc-minmax-fp32-test PRIVATE include src test)
7428 TARGET_LINK_LIBRARIES(qu8-vmulc-minmax-fp32-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7429 ADD_TEST(qu8-vmulc-minmax-fp32-test qu8-vmulc-minmax-fp32-test)
7430
Marat Dukhan95510752021-12-01 22:00:56 -0800[diff] [blame]7431 ADD_EXECUTABLE(s8-ibilinear-test test/s8-ibilinear.cc $<TARGET_OBJECTS:all_microkernels>)
7432 SET_TARGET_PROPERTIES(s8-ibilinear-test PROPERTIES
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]7433 CXX_STANDARD 11
7434 CXX_STANDARD_REQUIRED YES
7435 CXX_EXTENSIONS YES)
Marat Dukhan95510752021-12-01 22:00:56 -0800[diff] [blame]7436 TARGET_INCLUDE_DIRECTORIES(s8-ibilinear-test PRIVATE include src test)
7437 TARGET_LINK_LIBRARIES(s8-ibilinear-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7438 ADD_TEST(s8-ibilinear-test s8-ibilinear-test)
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]7439
Marat Dukhan23147532021-08-16 07:26:56 -0700[diff] [blame]7440 ADD_EXECUTABLE(s8-maxpool-minmax-test test/s8-maxpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
7441 SET_TARGET_PROPERTIES(s8-maxpool-minmax-test PROPERTIES
7442 CXX_STANDARD 11
7443 CXX_STANDARD_REQUIRED YES
7444 CXX_EXTENSIONS YES)
7445 TARGET_INCLUDE_DIRECTORIES(s8-maxpool-minmax-test PRIVATE include src test)
7446 TARGET_LINK_LIBRARIES(s8-maxpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7447 ADD_TEST(s8-maxpool-minmax-test s8-maxpool-minmax-test)
7448
Marat Dukhane79acb72021-08-16 19:03:53 -0700[diff] [blame]7449 ADD_EXECUTABLE(s8-vclamp-test test/s8-vclamp.cc $<TARGET_OBJECTS:all_microkernels>)
7450 SET_TARGET_PROPERTIES(s8-vclamp-test PROPERTIES
7451 CXX_STANDARD 11
7452 CXX_STANDARD_REQUIRED YES
7453 CXX_EXTENSIONS YES)
7454 TARGET_INCLUDE_DIRECTORIES(s8-vclamp-test PRIVATE include src test)
7455 TARGET_LINK_LIBRARIES(s8-vclamp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7456 ADD_TEST(s8-vclamp-test s8-vclamp-test)
7457
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7458 ADD_EXECUTABLE(u8-lut32norm-test test/u8-lut32norm.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7459 SET_TARGET_PROPERTIES(u8-lut32norm-test PROPERTIES
7460 CXX_STANDARD 11
7461 CXX_STANDARD_REQUIRED YES
7462 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7463 TARGET_INCLUDE_DIRECTORIES(u8-lut32norm-test PRIVATE include src test)
7464 TARGET_LINK_LIBRARIES(u8-lut32norm-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7465 ADD_TEST(u8-lut32norm-test u8-lut32norm-test)
7466
Marat Dukhan95510752021-12-01 22:00:56 -0800[diff] [blame]7467 ADD_EXECUTABLE(u8-ibilinear-test test/u8-ibilinear.cc $<TARGET_OBJECTS:all_microkernels>)
7468 SET_TARGET_PROPERTIES(u8-ibilinear-test PROPERTIES
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]7469 CXX_STANDARD 11
7470 CXX_STANDARD_REQUIRED YES
7471 CXX_EXTENSIONS YES)
Marat Dukhan95510752021-12-01 22:00:56 -0800[diff] [blame]7472 TARGET_INCLUDE_DIRECTORIES(u8-ibilinear-test PRIVATE include src test)
7473 TARGET_LINK_LIBRARIES(u8-ibilinear-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7474 ADD_TEST(u8-ibilinear-test u8-ibilinear-test)
Marat Dukhancdb42a52021-11-22 20:09:32 -0800[diff] [blame]7475
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7476 ADD_EXECUTABLE(u8-maxpool-minmax-test test/u8-maxpool-minmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]7477 SET_TARGET_PROPERTIES(u8-maxpool-minmax-test PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7478 CXX_STANDARD 11
7479 CXX_STANDARD_REQUIRED YES
7480 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7481 TARGET_INCLUDE_DIRECTORIES(u8-maxpool-minmax-test PRIVATE include src test)
7482 TARGET_LINK_LIBRARIES(u8-maxpool-minmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan99936602020-04-11 16:47:01 -0700[diff] [blame]7483 ADD_TEST(u8-maxpool-minmax-test u8-maxpool-minmax-test)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7484
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7485 ADD_EXECUTABLE(u8-rmax-test test/u8-rmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7486 SET_TARGET_PROPERTIES(u8-rmax-test PROPERTIES
7487 CXX_STANDARD 11
7488 CXX_STANDARD_REQUIRED YES
7489 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7490 TARGET_INCLUDE_DIRECTORIES(u8-rmax-test PRIVATE include src test)
7491 TARGET_LINK_LIBRARIES(u8-rmax-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7492 ADD_TEST(u8-rmax-test u8-rmax-test)
7493
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7494 ADD_EXECUTABLE(u8-vclamp-test test/u8-vclamp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]7495 SET_TARGET_PROPERTIES(u8-vclamp-test PROPERTIES
7496 CXX_STANDARD 11
7497 CXX_STANDARD_REQUIRED YES
7498 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7499 TARGET_INCLUDE_DIRECTORIES(u8-vclamp-test PRIVATE include src test)
7500 TARGET_LINK_LIBRARIES(u8-vclamp-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]7501 ADD_TEST(u8-vclamp-test u8-vclamp-test)
7502
Alan Kelly1945f0b2021-12-24 01:26:45 -0800[diff] [blame]7503 ADD_EXECUTABLE(x16-transpose-test test/x16-transpose.cc $<TARGET_OBJECTS:all_microkernels>)
7504 SET_TARGET_PROPERTIES(x16-transpose-test PROPERTIES
7505 CXX_STANDARD 11
7506 CXX_STANDARD_REQUIRED YES
7507 CXX_EXTENSIONS YES)
7508 TARGET_INCLUDE_DIRECTORIES(x16-transpose-test PRIVATE include src test)
7509 TARGET_LINK_LIBRARIES(x16-transpose-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7510 ADD_TEST(x16-transpose-test x16-transpose-test)
7511
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7512 ADD_EXECUTABLE(x32-packx-test test/x32-packx.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7513 SET_TARGET_PROPERTIES(x32-packx-test PROPERTIES
7514 CXX_STANDARD 11
7515 CXX_STANDARD_REQUIRED YES
7516 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7517 TARGET_INCLUDE_DIRECTORIES(x32-packx-test PRIVATE include src test)
7518 TARGET_LINK_LIBRARIES(x32-packx-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7519 ADD_TEST(x32-packx-test x32-packx-test)
7520
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7521 ADD_EXECUTABLE(x32-unpool-test test/x32-unpool.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7522 SET_TARGET_PROPERTIES(x32-unpool-test PROPERTIES
7523 CXX_STANDARD 11
7524 CXX_STANDARD_REQUIRED YES
7525 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7526 TARGET_INCLUDE_DIRECTORIES(x32-unpool-test PRIVATE include src test)
7527 TARGET_LINK_LIBRARIES(x32-unpool-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7528 ADD_TEST(x32-unpool-test x32-unpool-test)
7529
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7530 ADD_EXECUTABLE(x32-depthtospace2d-chw2hwc-test test/x32-depthtospace2d-chw2hwc.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan79fd7302020-11-28 22:24:06 -0800[diff] [blame]7531 SET_TARGET_PROPERTIES(x32-depthtospace2d-chw2hwc-test PROPERTIES
Yury Kartynnike7841862020-11-04 18:22:18 -0800[diff] [blame]7532 CXX_STANDARD 11
7533 CXX_STANDARD_REQUIRED YES
7534 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7535 TARGET_INCLUDE_DIRECTORIES(x32-depthtospace2d-chw2hwc-test PRIVATE include src test)
7536 TARGET_LINK_LIBRARIES(x32-depthtospace2d-chw2hwc-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan79fd7302020-11-28 22:24:06 -0800[diff] [blame]7537 ADD_TEST(x32-depthtospace2d-chw2hwc-test x32-depthtospace2d-chw2hwc-test)
Yury Kartynnike7841862020-11-04 18:22:18 -0800[diff] [blame]7538
Alan Kellyfda06cb2021-12-15 03:30:32 -0800[diff] [blame]7539 ADD_EXECUTABLE(x32-transpose-test test/x32-transpose.cc $<TARGET_OBJECTS:all_microkernels>)
7540 SET_TARGET_PROPERTIES(x32-transpose-test PROPERTIES
7541 CXX_STANDARD 11
7542 CXX_STANDARD_REQUIRED YES
7543 CXX_EXTENSIONS YES)
7544 TARGET_INCLUDE_DIRECTORIES(x32-transpose-test PRIVATE include src test)
7545 TARGET_LINK_LIBRARIES(x32-transpose-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7546 ADD_TEST(x32-transpose-test x32-transpose-test)
7547
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7548 ADD_EXECUTABLE(x32-zip-test test/x32-zip.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7549 SET_TARGET_PROPERTIES(x32-zip-test PROPERTIES
7550 CXX_STANDARD 11
7551 CXX_STANDARD_REQUIRED YES
7552 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7553 TARGET_INCLUDE_DIRECTORIES(x32-zip-test PRIVATE include src test)
7554 TARGET_LINK_LIBRARIES(x32-zip-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7555 ADD_TEST(x32-zip-test x32-zip-test)
7556
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7557 ADD_EXECUTABLE(x8-lut-test test/x8-lut.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7558 SET_TARGET_PROPERTIES(x8-lut-test PROPERTIES
7559 CXX_STANDARD 11
7560 CXX_STANDARD_REQUIRED YES
7561 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7562 TARGET_INCLUDE_DIRECTORIES(x8-lut-test PRIVATE include src test)
7563 TARGET_LINK_LIBRARIES(x8-lut-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7564 ADD_TEST(x8-lut-test x8-lut-test)
7565
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7566 ADD_EXECUTABLE(x8-zip-test test/x8-zip.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7567 SET_TARGET_PROPERTIES(x8-zip-test PROPERTIES
7568 CXX_STANDARD 11
7569 CXX_STANDARD_REQUIRED YES
7570 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7571 TARGET_INCLUDE_DIRECTORIES(x8-zip-test PRIVATE include src test)
7572 TARGET_LINK_LIBRARIES(x8-zip-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7573 ADD_TEST(x8-zip-test x8-zip-test)
Marat Dukhan933051b2021-08-07 16:26:15 -0700[diff] [blame]7574
7575 ADD_EXECUTABLE(xx-fill-test test/xx-fill.cc $<TARGET_OBJECTS:all_microkernels>)
7576 SET_TARGET_PROPERTIES(xx-fill-test PROPERTIES
7577 CXX_STANDARD 11
7578 CXX_STANDARD_REQUIRED YES
7579 CXX_EXTENSIONS YES)
7580 TARGET_INCLUDE_DIRECTORIES(xx-fill-test PRIVATE include src test)
7581 TARGET_LINK_LIBRARIES(xx-fill-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7582 ADD_TEST(xx-fill-test xx-fill-test)
Marat Dukhan0461f2d2021-08-08 12:36:29 -0700[diff] [blame]7583
7584 ADD_EXECUTABLE(xx-pad-test test/xx-pad.cc $<TARGET_OBJECTS:all_microkernels>)
7585 SET_TARGET_PROPERTIES(xx-pad-test PROPERTIES
7586 CXX_STANDARD 11
7587 CXX_STANDARD_REQUIRED YES
7588 CXX_EXTENSIONS YES)
7589 TARGET_INCLUDE_DIRECTORIES(xx-pad-test PRIVATE include src test)
7590 TARGET_LINK_LIBRARIES(xx-pad-test PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7591 ADD_TEST(xx-pad-test xx-pad-test)
Zhi An Ngb559fe92021-12-06 09:25:38 -0800[diff] [blame]7592
7593 ADD_EXECUTABLE(aarch32-assembler-test test/aarch32-assembler.cc $<TARGET_OBJECTS:jit>)
7594 SET_TARGET_PROPERTIES(aarch32-assembler-test PROPERTIES
7595 CXX_STANDARD 11
7596 CXX_STANDARD_REQUIRED YES
7597 CXX_EXTENSIONS YES)
Marat Dukhan1e9c5ac2021-12-21 14:59:17 -0800[diff] [blame]7598 TARGET_INCLUDE_DIRECTORIES(aarch32-assembler-test PRIVATE include src)
7599 TARGET_LINK_LIBRARIES(aarch32-assembler-test PRIVATE pthreadpool gtest gtest_main)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7600ENDIF()
7601
7602# ---[ XNNPACK microbenchmarks
7603IF(XNNPACK_BUILD_BENCHMARKS)
7604 # ---[ Build google benchmark
7605 IF(NOT TARGET benchmark)
7606 SET(BENCHMARK_ENABLE_TESTING OFF CACHE BOOL "")
7607 ADD_SUBDIRECTORY(
7608 "${GOOGLEBENCHMARK_SOURCE_DIR}"
7609 "${CONFU_DEPENDENCIES_BINARY_DIR}/googlebenchmark")
7610 ENDIF()
7611
7612 ADD_LIBRARY(bench-utils bench/utils.cc)
7613 SET_TARGET_PROPERTIES(bench-utils PROPERTIES
7614 CXX_STANDARD 11
7615 CXX_STANDARD_REQUIRED YES
7616 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7617 TARGET_INCLUDE_DIRECTORIES(bench-utils PRIVATE .)
Marat Dukhanbad48fe2019-11-04 10:35:22 -0800[diff] [blame]7618 TARGET_LINK_LIBRARIES(bench-utils PRIVATE benchmark cpuinfo)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7619
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7620 # ---[ Build accuracy microbenchmarks
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7621 ADD_EXECUTABLE(f32-exp-ulp-eval eval/f32-exp-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7622 SET_TARGET_PROPERTIES(f32-exp-ulp-eval PROPERTIES
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7623 CXX_STANDARD 11
7624 CXX_STANDARD_REQUIRED YES
7625 CXX_EXTENSIONS NO)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7626 TARGET_INCLUDE_DIRECTORIES(f32-exp-ulp-eval PRIVATE . src)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7627 TARGET_LINK_LIBRARIES(f32-exp-ulp-eval PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7628
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7629 ADD_EXECUTABLE(f32-expminus-ulp-eval eval/f32-expminus-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7630 SET_TARGET_PROPERTIES(f32-expminus-ulp-eval PROPERTIES
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7631 CXX_STANDARD 11
7632 CXX_STANDARD_REQUIRED YES
7633 CXX_EXTENSIONS NO)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7634 TARGET_INCLUDE_DIRECTORIES(f32-expminus-ulp-eval PRIVATE . src)
7635 TARGET_LINK_LIBRARIES(f32-expminus-ulp-eval PRIVATE XNNPACK benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7636
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7637 ADD_EXECUTABLE(f32-expm1minus-ulp-eval eval/f32-expm1minus-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7638 SET_TARGET_PROPERTIES(f32-expm1minus-ulp-eval PROPERTIES
Marat Dukhana438aca2020-11-20 15:45:01 -0800[diff] [blame]7639 CXX_STANDARD 11
7640 CXX_STANDARD_REQUIRED YES
7641 CXX_EXTENSIONS NO)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7642 TARGET_INCLUDE_DIRECTORIES(f32-expm1minus-ulp-eval PRIVATE . src)
7643 TARGET_LINK_LIBRARIES(f32-expm1minus-ulp-eval PRIVATE XNNPACK benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhana438aca2020-11-20 15:45:01 -0800[diff] [blame]7644
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7645 ADD_EXECUTABLE(f32-extexp-ulp-eval eval/f32-extexp-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7646 SET_TARGET_PROPERTIES(f32-extexp-ulp-eval PROPERTIES
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7647 CXX_STANDARD 11
7648 CXX_STANDARD_REQUIRED YES
7649 CXX_EXTENSIONS YES)
Marat Dukhancf67ec62020-12-14 09:56:37 -0800[diff] [blame]7650 TARGET_INCLUDE_DIRECTORIES(f32-extexp-ulp-eval PRIVATE . src)
7651 TARGET_LINK_LIBRARIES(f32-extexp-ulp-eval PRIVATE XNNPACK benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhancb10f262019-11-16 15:52:37 -0800[diff] [blame]7652
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7653 ADD_EXECUTABLE(f32-sigmoid-ulp-eval eval/f32-sigmoid-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf44f0222020-12-14 11:53:27 -0800[diff] [blame]7654 SET_TARGET_PROPERTIES(f32-sigmoid-ulp-eval PROPERTIES
7655 CXX_STANDARD 11
7656 CXX_STANDARD_REQUIRED YES
7657 CXX_EXTENSIONS NO)
7658 TARGET_INCLUDE_DIRECTORIES(f32-sigmoid-ulp-eval PRIVATE . src)
7659 TARGET_LINK_LIBRARIES(f32-sigmoid-ulp-eval PRIVATE XNNPACK benchmark bench-utils cpuinfo fp16 pthreadpool)
7660
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7661 ADD_EXECUTABLE(f32-sqrt-ulp-eval eval/f32-sqrt-ulp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf44f0222020-12-14 11:53:27 -0800[diff] [blame]7662 SET_TARGET_PROPERTIES(f32-sqrt-ulp-eval PROPERTIES
7663 CXX_STANDARD 11
7664 CXX_STANDARD_REQUIRED YES
7665 CXX_EXTENSIONS NO)
7666 TARGET_INCLUDE_DIRECTORIES(f32-sqrt-ulp-eval PRIVATE . src)
7667 TARGET_LINK_LIBRARIES(f32-sqrt-ulp-eval PRIVATE XNNPACK benchmark bench-utils cpuinfo fp16 pthreadpool)
7668
7669 # ---[ Build accuracy tests
Marat Dukhan3ed866b2021-09-29 08:23:33 -0700[diff] [blame]7670 ADD_EXECUTABLE(f16-f32-cvt-eval eval/f16-f32-cvt.cc $<TARGET_OBJECTS:all_microkernels>)
7671 SET_TARGET_PROPERTIES(f16-f32-cvt-eval PROPERTIES
7672 CXX_STANDARD 11
7673 CXX_STANDARD_REQUIRED YES
7674 CXX_EXTENSIONS NO)
7675 TARGET_INCLUDE_DIRECTORIES(f16-f32-cvt-eval PRIVATE include src)
7676 TARGET_LINK_LIBRARIES(f16-f32-cvt-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7677
Marat Dukhan582e1842021-10-25 17:18:36 -0700[diff] [blame]7678 ADD_EXECUTABLE(f32-f16-cvt-eval eval/f32-f16-cvt.cc $<TARGET_OBJECTS:all_microkernels>)
7679 SET_TARGET_PROPERTIES(f32-f16-cvt-eval PROPERTIES
7680 CXX_STANDARD 11
7681 CXX_STANDARD_REQUIRED YES
7682 CXX_EXTENSIONS NO)
7683 TARGET_INCLUDE_DIRECTORIES(f32-f16-cvt-eval PRIVATE include src)
7684 TARGET_LINK_LIBRARIES(f32-f16-cvt-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7685
Marat Dukhand24301d2021-12-02 00:13:45 -0800[diff] [blame]7686 ADD_EXECUTABLE(f32-qs8-cvt-eval eval/f32-qs8-cvt.cc $<TARGET_OBJECTS:all_microkernels>)
7687 SET_TARGET_PROPERTIES(f32-qs8-cvt-eval PROPERTIES
7688 CXX_STANDARD 11
7689 CXX_STANDARD_REQUIRED YES
7690 CXX_EXTENSIONS NO)
7691 TARGET_INCLUDE_DIRECTORIES(f32-qs8-cvt-eval PRIVATE include src)
7692 TARGET_LINK_LIBRARIES(f32-qs8-cvt-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7693
7694 ADD_EXECUTABLE(f32-qu8-cvt-eval eval/f32-qu8-cvt.cc $<TARGET_OBJECTS:all_microkernels>)
7695 SET_TARGET_PROPERTIES(f32-qu8-cvt-eval PROPERTIES
7696 CXX_STANDARD 11
7697 CXX_STANDARD_REQUIRED YES
7698 CXX_EXTENSIONS NO)
7699 TARGET_INCLUDE_DIRECTORIES(f32-qu8-cvt-eval PRIVATE include src)
7700 TARGET_LINK_LIBRARIES(f32-qu8-cvt-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
7701
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7702 ADD_EXECUTABLE(f32-exp-eval eval/f32-exp.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf7291fc2020-12-15 11:02:50 -0800[diff] [blame]7703 SET_TARGET_PROPERTIES(f32-exp-eval PROPERTIES
7704 CXX_STANDARD 11
7705 CXX_STANDARD_REQUIRED YES
7706 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7707 TARGET_INCLUDE_DIRECTORIES(f32-exp-eval PRIVATE include src)
7708 TARGET_LINK_LIBRARIES(f32-exp-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanf7291fc2020-12-15 11:02:50 -0800[diff] [blame]7709
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7710 ADD_EXECUTABLE(f32-expm1minus-eval eval/f32-expm1minus.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf44f0222020-12-14 11:53:27 -0800[diff] [blame]7711 SET_TARGET_PROPERTIES(f32-expm1minus-eval PROPERTIES
7712 CXX_STANDARD 11
7713 CXX_STANDARD_REQUIRED YES
7714 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7715 TARGET_INCLUDE_DIRECTORIES(f32-expm1minus-eval PRIVATE include src)
7716 TARGET_LINK_LIBRARIES(f32-expm1minus-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanf44f0222020-12-14 11:53:27 -0800[diff] [blame]7717
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7718 ADD_EXECUTABLE(f32-expminus-eval eval/f32-expminus.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhand28a5a22020-12-14 15:27:22 -0800[diff] [blame]7719 SET_TARGET_PROPERTIES(f32-expminus-eval PROPERTIES
7720 CXX_STANDARD 11
7721 CXX_STANDARD_REQUIRED YES
7722 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7723 TARGET_INCLUDE_DIRECTORIES(f32-expminus-eval PRIVATE include src)
7724 TARGET_LINK_LIBRARIES(f32-expminus-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhand28a5a22020-12-14 15:27:22 -0800[diff] [blame]7725
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7726 ADD_EXECUTABLE(f32-roundne-eval eval/f32-roundne.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf35d73b2020-05-11 19:15:04 -0700[diff] [blame]7727 SET_TARGET_PROPERTIES(f32-roundne-eval PROPERTIES
7728 CXX_STANDARD 11
7729 CXX_STANDARD_REQUIRED YES
7730 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7731 TARGET_INCLUDE_DIRECTORIES(f32-roundne-eval PRIVATE include src)
7732 TARGET_LINK_LIBRARIES(f32-roundne-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanf35d73b2020-05-11 19:15:04 -0700[diff] [blame]7733
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7734 ADD_EXECUTABLE(f32-roundd-eval eval/f32-roundd.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]7735 SET_TARGET_PROPERTIES(f32-roundd-eval PROPERTIES
7736 CXX_STANDARD 11
7737 CXX_STANDARD_REQUIRED YES
7738 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7739 TARGET_INCLUDE_DIRECTORIES(f32-roundd-eval PRIVATE include src)
7740 TARGET_LINK_LIBRARIES(f32-roundd-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]7741
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7742 ADD_EXECUTABLE(f32-roundu-eval eval/f32-roundu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]7743 SET_TARGET_PROPERTIES(f32-roundu-eval PROPERTIES
7744 CXX_STANDARD 11
7745 CXX_STANDARD_REQUIRED YES
7746 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7747 TARGET_INCLUDE_DIRECTORIES(f32-roundu-eval PRIVATE include src)
7748 TARGET_LINK_LIBRARIES(f32-roundu-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhanc9852ba2020-05-13 17:21:29 -0700[diff] [blame]7749
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7750 ADD_EXECUTABLE(f32-roundz-eval eval/f32-roundz.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbb9442020-05-12 20:43:43 -0700[diff] [blame]7751 SET_TARGET_PROPERTIES(f32-roundz-eval PROPERTIES
7752 CXX_STANDARD 11
7753 CXX_STANDARD_REQUIRED YES
7754 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7755 TARGET_INCLUDE_DIRECTORIES(f32-roundz-eval PRIVATE include src)
7756 TARGET_LINK_LIBRARIES(f32-roundz-eval PRIVATE cpuinfo fp16 pthreadpool gtest gtest_main)
Marat Dukhan2dbb9442020-05-12 20:43:43 -0700[diff] [blame]7757
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]7758 # ---[ Build end-to-end microbenchmarks
Marat Dukhan17e16282019-12-10 12:09:35 -0800[diff] [blame]7759 ADD_LIBRARY(bench-models STATIC
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]7760 models/fp16-mobilenet-v1.cc
7761 models/fp32-mobilenet-v1.cc
Marat Dukhane252f922021-08-31 08:57:41 -0700[diff] [blame]7762 models/qc8-mobilenet-v1.cc
7763 models/qc8-mobilenet-v2.cc
Marat Dukhan0743cdf2020-08-04 18:52:07 -0700[diff] [blame]7764 models/qs8-mobilenet-v1.cc
Marat Dukhan70a96182020-09-03 17:13:58 -0700[diff] [blame]7765 models/qs8-mobilenet-v2.cc
Marat Dukhan12a23bb2021-03-08 08:13:21 -0800[diff] [blame]7766 models/qu8-mobilenet-v1.cc
Marat Dukhan036b2b12021-07-21 01:12:58 -0700[diff] [blame]7767 models/qu8-mobilenet-v2.cc
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]7768 models/fp16-mobilenet-v2.cc
7769 models/fp32-mobilenet-v2.cc
Marat Dukhan66f3ccd2020-09-14 16:09:38 -0700[diff] [blame]7770 models/fp16-mobilenet-v3-large.cc
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]7771 models/fp32-mobilenet-v3-large.cc
Marat Dukhan66f3ccd2020-09-14 16:09:38 -0700[diff] [blame]7772 models/fp16-mobilenet-v3-small.cc
Marat Dukhan4cea2322021-03-09 09:35:36 -0800[diff] [blame]7773 models/fp32-mobilenet-v3-small.cc
7774 models/fp32-sparse-mobilenet-v1.cc
7775 models/fp32-sparse-mobilenet-v2.cc
7776 models/fp32-sparse-mobilenet-v3-large.cc
7777 models/fp32-sparse-mobilenet-v3-small.cc)
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]7778 SET_TARGET_PROPERTIES(bench-models PROPERTIES
7779 CXX_STANDARD 11
7780 CXX_STANDARD_REQUIRED YES
7781 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7782 TARGET_INCLUDE_DIRECTORIES(bench-models PRIVATE .)
Marat Dukhan676d5822020-06-30 16:27:47 -0700[diff] [blame]7783 TARGET_LINK_LIBRARIES(bench-models PRIVATE XNNPACK fp16 benchmark bench-utils)
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]7784
7785 ADD_EXECUTABLE(end2end-bench bench/end2end.cc)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7786 SET_TARGET_PROPERTIES(end2end-bench PROPERTIES
7787 CXX_STANDARD 11
7788 CXX_STANDARD_REQUIRED YES
7789 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7790 TARGET_INCLUDE_DIRECTORIES(end2end-bench PRIVATE .)
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]7791 TARGET_LINK_LIBRARIES(end2end-bench PRIVATE XNNPACK benchmark bench-models bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7792
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7793 ADD_EXECUTABLE(f32-dwconv-e2e-bench bench/f32-dwconv-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanef4416e2019-10-31 13:44:40 -0700[diff] [blame]7794 SET_TARGET_PROPERTIES(f32-dwconv-e2e-bench PROPERTIES
7795 CXX_STANDARD 11
7796 CXX_STANDARD_REQUIRED YES
7797 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7798 TARGET_INCLUDE_DIRECTORIES(f32-dwconv-e2e-bench PRIVATE . src)
Marat Dukhanc08cdf52019-12-09 09:17:51 -0800[diff] [blame]7799 TARGET_LINK_LIBRARIES(f32-dwconv-e2e-bench PRIVATE XNNPACK benchmark bench-models bench-utils)
Marat Dukhanef4416e2019-10-31 13:44:40 -0700[diff] [blame]7800
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7801 ADD_EXECUTABLE(f32-gemm-e2e-bench bench/f32-gemm-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan0a5a53f2019-10-31 10:58:31 -0700[diff] [blame]7802 SET_TARGET_PROPERTIES(f32-gemm-e2e-bench PROPERTIES
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]7803 CXX_STANDARD 11
7804 CXX_STANDARD_REQUIRED YES
Marat Dukhanbb8b7942021-05-31 21:31:53 -0700[diff] [blame]7805 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7806 TARGET_INCLUDE_DIRECTORIES(f32-gemm-e2e-bench PRIVATE . src)
Marat Dukhanbb8b7942021-05-31 21:31:53 -0700[diff] [blame]7807 TARGET_LINK_LIBRARIES(f32-gemm-e2e-bench PRIVATE XNNPACK fp16 benchmark bench-models bench-utils)
Marat Dukhan5f18d262019-10-31 10:24:14 -0700[diff] [blame]7808
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7809 ADD_EXECUTABLE(qs8-dwconv-e2e-bench bench/qs8-dwconv-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanbbfc6d32021-07-26 18:31:02 -0700[diff] [blame]7810 SET_TARGET_PROPERTIES(qs8-dwconv-e2e-bench PROPERTIES
7811 CXX_STANDARD 11
7812 CXX_STANDARD_REQUIRED YES
7813 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7814 TARGET_INCLUDE_DIRECTORIES(qs8-dwconv-e2e-bench PRIVATE . src)
Marat Dukhanbbfc6d32021-07-26 18:31:02 -0700[diff] [blame]7815 TARGET_LINK_LIBRARIES(qs8-dwconv-e2e-bench PRIVATE XNNPACK fp16 benchmark bench-models bench-utils)
7816
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7817 ADD_EXECUTABLE(qs8-gemm-e2e-bench bench/qs8-gemm-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
Frank Barcharddc909cb2021-02-08 13:59:31 -0800[diff] [blame]7818 SET_TARGET_PROPERTIES(qs8-gemm-e2e-bench PROPERTIES
7819 CXX_STANDARD 11
7820 CXX_STANDARD_REQUIRED YES
Marat Dukhanbb8b7942021-05-31 21:31:53 -0700[diff] [blame]7821 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7822 TARGET_INCLUDE_DIRECTORIES(qs8-gemm-e2e-bench PRIVATE . src)
Marat Dukhanbb8b7942021-05-31 21:31:53 -0700[diff] [blame]7823 TARGET_LINK_LIBRARIES(qs8-gemm-e2e-bench PRIVATE XNNPACK fp16 benchmark bench-models bench-utils)
Frank Barcharddc909cb2021-02-08 13:59:31 -0800[diff] [blame]7824
Frank Barchard9098aba2021-08-12 12:20:03 -0700[diff] [blame]7825 ADD_EXECUTABLE(qu8-gemm-e2e-bench bench/qu8-gemm-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
7826 SET_TARGET_PROPERTIES(qu8-gemm-e2e-bench PROPERTIES
7827 CXX_STANDARD 11
7828 CXX_STANDARD_REQUIRED YES
7829 CXX_EXTENSIONS YES)
7830 TARGET_INCLUDE_DIRECTORIES(qu8-gemm-e2e-bench PRIVATE . src)
7831 TARGET_LINK_LIBRARIES(qu8-gemm-e2e-bench PRIVATE XNNPACK fp16 benchmark bench-models bench-utils)
7832
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7833 ADD_EXECUTABLE(qu8-dwconv-e2e-bench bench/qu8-dwconv-e2e.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6084fb82021-07-27 07:45:02 -0700[diff] [blame]7834 SET_TARGET_PROPERTIES(qu8-dwconv-e2e-bench PROPERTIES
7835 CXX_STANDARD 11
7836 CXX_STANDARD_REQUIRED YES
7837 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7838 TARGET_INCLUDE_DIRECTORIES(qu8-dwconv-e2e-bench PRIVATE . src)
Marat Dukhan6084fb82021-07-27 07:45:02 -0700[diff] [blame]7839 TARGET_LINK_LIBRARIES(qu8-dwconv-e2e-bench PRIVATE XNNPACK fp16 benchmark bench-models bench-utils)
7840
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7841 # ---[ Build operator-level microbenchmarks
Marat Dukhan3ddc20c2021-12-31 10:15:28 -0800[diff] [blame]7842 ADD_EXECUTABLE(abs-bench bench/abs.cc $<TARGET_OBJECTS:all_microkernels>)
7843 SET_TARGET_PROPERTIES(abs-bench PROPERTIES
7844 CXX_STANDARD 11
7845 CXX_STANDARD_REQUIRED YES
7846 CXX_EXTENSIONS NO)
7847 TARGET_INCLUDE_DIRECTORIES(abs-bench PRIVATE .)
7848 TARGET_LINK_LIBRARIES(abs-bench PRIVATE XNNPACK benchmark bench-utils)
7849
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7850 ADD_EXECUTABLE(average-pooling-bench bench/average-pooling.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7851 SET_TARGET_PROPERTIES(average-pooling-bench PROPERTIES
7852 CXX_STANDARD 11
7853 CXX_STANDARD_REQUIRED YES
7854 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7855 TARGET_INCLUDE_DIRECTORIES(average-pooling-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7856 TARGET_LINK_LIBRARIES(average-pooling-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7857
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7858 ADD_EXECUTABLE(bankers-rounding-bench bench/bankers-rounding.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7859 SET_TARGET_PROPERTIES(bankers-rounding-bench PROPERTIES
7860 CXX_STANDARD 11
7861 CXX_STANDARD_REQUIRED YES
7862 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7863 TARGET_INCLUDE_DIRECTORIES(bankers-rounding-bench PRIVATE .)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7864 TARGET_LINK_LIBRARIES(bankers-rounding-bench PRIVATE XNNPACK benchmark bench-utils)
7865
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7866 ADD_EXECUTABLE(ceiling-bench bench/ceiling.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7867 SET_TARGET_PROPERTIES(ceiling-bench PROPERTIES
7868 CXX_STANDARD 11
7869 CXX_STANDARD_REQUIRED YES
7870 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7871 TARGET_INCLUDE_DIRECTORIES(ceiling-bench PRIVATE .)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7872 TARGET_LINK_LIBRARIES(ceiling-bench PRIVATE XNNPACK benchmark bench-utils)
7873
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7874 ADD_EXECUTABLE(channel-shuffle-bench bench/channel-shuffle.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7875 SET_TARGET_PROPERTIES(channel-shuffle-bench PROPERTIES
7876 CXX_STANDARD 11
7877 CXX_STANDARD_REQUIRED YES
7878 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7879 TARGET_INCLUDE_DIRECTORIES(channel-shuffle-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7880 TARGET_LINK_LIBRARIES(channel-shuffle-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7881
Marat Dukhan710fb422021-12-13 16:32:26 -0800[diff] [blame]7882 ADD_EXECUTABLE(convert-bench bench/convert.cc $<TARGET_OBJECTS:all_microkernels>)
7883 SET_TARGET_PROPERTIES(convert-bench PROPERTIES
7884 CXX_STANDARD 11
7885 CXX_STANDARD_REQUIRED YES
7886 CXX_EXTENSIONS NO)
7887 TARGET_INCLUDE_DIRECTORIES(convert-bench PRIVATE .)
Marat Dukhan1e9c5ac2021-12-21 14:59:17 -0800[diff] [blame]7888 TARGET_LINK_LIBRARIES(convert-bench PRIVATE XNNPACK fp16 benchmark bench-utils)
Marat Dukhan710fb422021-12-13 16:32:26 -0800[diff] [blame]7889
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7890 ADD_EXECUTABLE(convolution-bench bench/convolution.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7891 SET_TARGET_PROPERTIES(convolution-bench PROPERTIES
7892 CXX_STANDARD 11
7893 CXX_STANDARD_REQUIRED YES
7894 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7895 TARGET_INCLUDE_DIRECTORIES(convolution-bench PRIVATE .)
Frank Barchard49b4dcc2020-06-26 14:07:19 -0700[diff] [blame]7896 TARGET_LINK_LIBRARIES(convolution-bench PRIVATE XNNPACK fp16 benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7897
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7898 ADD_EXECUTABLE(deconvolution-bench bench/deconvolution.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7899 SET_TARGET_PROPERTIES(deconvolution-bench PROPERTIES
7900 CXX_STANDARD 11
7901 CXX_STANDARD_REQUIRED YES
7902 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7903 TARGET_INCLUDE_DIRECTORIES(deconvolution-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7904 TARGET_LINK_LIBRARIES(deconvolution-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7905
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7906 ADD_EXECUTABLE(elu-bench bench/elu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -0800[diff] [blame]7907 SET_TARGET_PROPERTIES(elu-bench PROPERTIES
7908 CXX_STANDARD 11
7909 CXX_STANDARD_REQUIRED YES
7910 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7911 TARGET_INCLUDE_DIRECTORIES(elu-bench PRIVATE .)
Marat Dukhanb6bd4bc2020-12-01 17:01:40 -0800[diff] [blame]7912 TARGET_LINK_LIBRARIES(elu-bench PRIVATE XNNPACK benchmark bench-utils)
7913
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7914 ADD_EXECUTABLE(floor-bench bench/floor.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7915 SET_TARGET_PROPERTIES(floor-bench PROPERTIES
7916 CXX_STANDARD 11
7917 CXX_STANDARD_REQUIRED YES
7918 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7919 TARGET_INCLUDE_DIRECTORIES(floor-bench PRIVATE .)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]7920 TARGET_LINK_LIBRARIES(floor-bench PRIVATE XNNPACK benchmark bench-utils)
7921
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7922 ADD_EXECUTABLE(global-average-pooling-bench bench/global-average-pooling.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7923 SET_TARGET_PROPERTIES(global-average-pooling-bench PROPERTIES
7924 CXX_STANDARD 11
7925 CXX_STANDARD_REQUIRED YES
7926 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7927 TARGET_INCLUDE_DIRECTORIES(global-average-pooling-bench PRIVATE .)
Frank Barchard0c849732020-06-12 13:31:32 -0700[diff] [blame]7928 TARGET_LINK_LIBRARIES(global-average-pooling-bench PRIVATE XNNPACK fp16 benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7929
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7930 ADD_EXECUTABLE(hardswish-bench bench/hardswish.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanad352602020-06-25 21:50:54 -0700[diff] [blame]7931 SET_TARGET_PROPERTIES(hardswish-bench PROPERTIES
7932 CXX_STANDARD 11
7933 CXX_STANDARD_REQUIRED YES
7934 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7935 TARGET_INCLUDE_DIRECTORIES(hardswish-bench PRIVATE .)
Marat Dukhanae24dfc2020-09-23 17:12:45 -0700[diff] [blame]7936 TARGET_LINK_LIBRARIES(hardswish-bench PRIVATE XNNPACK fp16 benchmark bench-utils)
Marat Dukhanad352602020-06-25 21:50:54 -0700[diff] [blame]7937
Marat Dukhan5c7fd892021-12-30 16:04:23 -0800[diff] [blame]7938 ADD_EXECUTABLE(leaky-relu-bench bench/leaky-relu.cc $<TARGET_OBJECTS:all_microkernels>)
7939 SET_TARGET_PROPERTIES(leaky-relu-bench PROPERTIES
7940 CXX_STANDARD 11
7941 CXX_STANDARD_REQUIRED YES
7942 CXX_EXTENSIONS NO)
7943 TARGET_INCLUDE_DIRECTORIES(leaky-relu-bench PRIVATE .)
7944 TARGET_LINK_LIBRARIES(leaky-relu-bench PRIVATE XNNPACK benchmark bench-utils)
7945
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7946 ADD_EXECUTABLE(max-pooling-bench bench/max-pooling.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7947 SET_TARGET_PROPERTIES(max-pooling-bench PROPERTIES
7948 CXX_STANDARD 11
7949 CXX_STANDARD_REQUIRED YES
7950 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7951 TARGET_INCLUDE_DIRECTORIES(max-pooling-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7952 TARGET_LINK_LIBRARIES(max-pooling-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7953
Marat Dukhan3ddc20c2021-12-31 10:15:28 -0800[diff] [blame]7954 ADD_EXECUTABLE(negate-bench bench/negate.cc $<TARGET_OBJECTS:all_microkernels>)
7955 SET_TARGET_PROPERTIES(negate-bench PROPERTIES
7956 CXX_STANDARD 11
7957 CXX_STANDARD_REQUIRED YES
7958 CXX_EXTENSIONS NO)
7959 TARGET_INCLUDE_DIRECTORIES(negate-bench PRIVATE .)
7960 TARGET_LINK_LIBRARIES(negate-bench PRIVATE XNNPACK benchmark bench-utils)
7961
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7962 ADD_EXECUTABLE(prelu-bench bench/prelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan95b22432019-10-30 16:30:14 -0700[diff] [blame]7963 SET_TARGET_PROPERTIES(prelu-bench PROPERTIES
7964 CXX_STANDARD 11
7965 CXX_STANDARD_REQUIRED YES
7966 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7967 TARGET_INCLUDE_DIRECTORIES(prelu-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7968 TARGET_LINK_LIBRARIES(prelu-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan95b22432019-10-30 16:30:14 -0700[diff] [blame]7969
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7970 ADD_EXECUTABLE(sigmoid-bench bench/sigmoid.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7971 SET_TARGET_PROPERTIES(sigmoid-bench PROPERTIES
7972 CXX_STANDARD 11
7973 CXX_STANDARD_REQUIRED YES
7974 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7975 TARGET_INCLUDE_DIRECTORIES(sigmoid-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7976 TARGET_LINK_LIBRARIES(sigmoid-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7977
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7978 ADD_EXECUTABLE(softmax-bench bench/softmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]7979 SET_TARGET_PROPERTIES(softmax-bench PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7980 CXX_STANDARD 11
7981 CXX_STANDARD_REQUIRED YES
7982 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7983 TARGET_INCLUDE_DIRECTORIES(softmax-bench PRIVATE .)
Frank Barchardd9860042020-06-15 14:00:52 -0700[diff] [blame]7984 TARGET_LINK_LIBRARIES(softmax-bench PRIVATE XNNPACK benchmark bench-utils)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]7985
Marat Dukhan3ddc20c2021-12-31 10:15:28 -0800[diff] [blame]7986 ADD_EXECUTABLE(square-bench bench/square.cc $<TARGET_OBJECTS:all_microkernels>)
7987 SET_TARGET_PROPERTIES(square-bench PROPERTIES
7988 CXX_STANDARD 11
7989 CXX_STANDARD_REQUIRED YES
7990 CXX_EXTENSIONS NO)
7991 TARGET_INCLUDE_DIRECTORIES(square-bench PRIVATE .)
7992 TARGET_LINK_LIBRARIES(square-bench PRIVATE XNNPACK benchmark bench-utils)
7993
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7994 ADD_EXECUTABLE(square-root-bench bench/square-root.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6804bbd2020-06-30 19:26:11 -0700[diff] [blame]7995 SET_TARGET_PROPERTIES(square-root-bench PROPERTIES
7996 CXX_STANDARD 11
7997 CXX_STANDARD_REQUIRED YES
7998 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]7999 TARGET_INCLUDE_DIRECTORIES(square-root-bench PRIVATE .)
Marat Dukhan6804bbd2020-06-30 19:26:11 -0700[diff] [blame]8000 TARGET_LINK_LIBRARIES(square-root-bench PRIVATE XNNPACK benchmark bench-utils)
8001
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8002 ADD_EXECUTABLE(truncation-bench bench/truncation.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]8003 SET_TARGET_PROPERTIES(truncation-bench PROPERTIES
8004 CXX_STANDARD 11
8005 CXX_STANDARD_REQUIRED YES
8006 CXX_EXTENSIONS NO)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8007 TARGET_INCLUDE_DIRECTORIES(truncation-bench PRIVATE .)
Marat Dukhan87727142020-06-24 15:24:10 -0700[diff] [blame]8008 TARGET_LINK_LIBRARIES(truncation-bench PRIVATE XNNPACK benchmark bench-utils)
8009
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8010 # ---[ Build microkernel-level microbenchmarks
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8011 ADD_EXECUTABLE(f16-dwconv-bench bench/f16-dwconv.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8012 SET_TARGET_PROPERTIES(f16-dwconv-bench PROPERTIES
Frank Barchard40d20fe2020-05-05 00:37:45 -0700[diff] [blame]8013 CXX_STANDARD 11
8014 CXX_STANDARD_REQUIRED YES
8015 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8016 TARGET_INCLUDE_DIRECTORIES(f16-dwconv-bench PRIVATE . include src)
8017 TARGET_LINK_LIBRARIES(f16-dwconv-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Frank Barchard40d20fe2020-05-05 00:37:45 -0700[diff] [blame]8018
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8019 ADD_EXECUTABLE(f16-gemm-bench bench/f16-gemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8020 SET_TARGET_PROPERTIES(f16-gemm-bench PROPERTIES
8021 CXX_STANDARD 11
8022 CXX_STANDARD_REQUIRED YES
8023 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8024 TARGET_INCLUDE_DIRECTORIES(f16-gemm-bench PRIVATE . include src)
8025 TARGET_LINK_LIBRARIES(f16-gemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8026
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8027 ADD_EXECUTABLE(f16-igemm-bench bench/f16-igemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8028 SET_TARGET_PROPERTIES(f16-igemm-bench PROPERTIES
Frank Barchardc2010062020-07-19 10:04:12 -0700[diff] [blame]8029 CXX_STANDARD 11
8030 CXX_STANDARD_REQUIRED YES
8031 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8032 TARGET_INCLUDE_DIRECTORIES(f16-igemm-bench PRIVATE . include src)
8033 TARGET_LINK_LIBRARIES(f16-igemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8034
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8035 ADD_EXECUTABLE(f16-vrelu-bench bench/f16-vrelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8036 SET_TARGET_PROPERTIES(f16-vrelu-bench PROPERTIES
8037 CXX_STANDARD 11
8038 CXX_STANDARD_REQUIRED YES
8039 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8040 TARGET_INCLUDE_DIRECTORIES(f16-vrelu-bench PRIVATE . include src)
8041 TARGET_LINK_LIBRARIES(f16-vrelu-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Frank Barchardc2010062020-07-19 10:04:12 -0700[diff] [blame]8042
Marat Dukhan434352f2021-10-16 18:28:55 -0700[diff] [blame]8043 ADD_EXECUTABLE(f16-f32-vcvt-bench bench/f16-f32-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8044 SET_TARGET_PROPERTIES(f16-f32-vcvt-bench PROPERTIES
8045 CXX_STANDARD 11
8046 CXX_STANDARD_REQUIRED YES
8047 CXX_EXTENSIONS YES)
8048 TARGET_INCLUDE_DIRECTORIES(f16-f32-vcvt-bench PRIVATE . include src)
8049 TARGET_LINK_LIBRARIES(f16-f32-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8050
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8051 ADD_EXECUTABLE(f32-conv-hwc-bench bench/f32-conv-hwc.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8052 SET_TARGET_PROPERTIES(f32-conv-hwc-bench PROPERTIES
8053 CXX_STANDARD 11
8054 CXX_STANDARD_REQUIRED YES
8055 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8056 TARGET_INCLUDE_DIRECTORIES(f32-conv-hwc-bench PRIVATE . include src)
8057 TARGET_LINK_LIBRARIES(f32-conv-hwc-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8058
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8059 ADD_EXECUTABLE(f32-dwconv-bench bench/f32-dwconv.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8060 SET_TARGET_PROPERTIES(f32-dwconv-bench PROPERTIES
8061 CXX_STANDARD 11
8062 CXX_STANDARD_REQUIRED YES
8063 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8064 TARGET_INCLUDE_DIRECTORIES(f32-dwconv-bench PRIVATE . include src)
8065 TARGET_LINK_LIBRARIES(f32-dwconv-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8066
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8067 ADD_EXECUTABLE(f32-dwconv2d-chw-bench bench/f32-dwconv2d-chw.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanbf715f92020-10-23 20:17:00 -0700[diff] [blame]8068 SET_TARGET_PROPERTIES(f32-dwconv2d-chw-bench PROPERTIES
8069 CXX_STANDARD 11
8070 CXX_STANDARD_REQUIRED YES
8071 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8072 TARGET_INCLUDE_DIRECTORIES(f32-dwconv2d-chw-bench PRIVATE . include src)
8073 TARGET_LINK_LIBRARIES(f32-dwconv2d-chw-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhanbf715f92020-10-23 20:17:00 -0700[diff] [blame]8074
Marat Dukhand77f77d2021-10-24 15:39:59 -0700[diff] [blame]8075 ADD_EXECUTABLE(f32-f16-vcvt-bench bench/f32-f16-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8076 SET_TARGET_PROPERTIES(f32-f16-vcvt-bench PROPERTIES
8077 CXX_STANDARD 11
8078 CXX_STANDARD_REQUIRED YES
8079 CXX_EXTENSIONS YES)
8080 TARGET_INCLUDE_DIRECTORIES(f32-f16-vcvt-bench PRIVATE . include src)
8081 TARGET_LINK_LIBRARIES(f32-f16-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8082
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8083 ADD_EXECUTABLE(f32-gemm-bench bench/f32-gemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8084 SET_TARGET_PROPERTIES(f32-gemm-bench PROPERTIES
8085 CXX_STANDARD 11
8086 CXX_STANDARD_REQUIRED YES
8087 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8088 TARGET_INCLUDE_DIRECTORIES(f32-gemm-bench PRIVATE . include src)
8089 TARGET_LINK_LIBRARIES(f32-gemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8090
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8091 ADD_EXECUTABLE(f32-igemm-bench bench/f32-igemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8092 SET_TARGET_PROPERTIES(f32-igemm-bench PROPERTIES
8093 CXX_STANDARD 11
8094 CXX_STANDARD_REQUIRED YES
8095 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8096 TARGET_INCLUDE_DIRECTORIES(f32-igemm-bench PRIVATE . include src)
8097 TARGET_LINK_LIBRARIES(f32-igemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8098
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8099 ADD_EXECUTABLE(f32-im2col-gemm-bench bench/f32-im2col-gemm.cc src/im2col.c $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8100 SET_TARGET_PROPERTIES(f32-im2col-gemm-bench PROPERTIES
8101 C_STANDARD 99
8102 C_STANDARD_REQUIRED YES
8103 C_EXTENSIONS NO
8104 CXX_STANDARD 11
8105 CXX_STANDARD_REQUIRED YES
8106 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8107 TARGET_INCLUDE_DIRECTORIES(f32-im2col-gemm-bench PRIVATE . include src)
8108 TARGET_LINK_LIBRARIES(f32-im2col-gemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8109
Marat Dukhan563eee12021-12-02 14:44:25 -0800[diff] [blame]8110 ADD_EXECUTABLE(f32-qs8-vcvt-bench bench/f32-qs8-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8111 SET_TARGET_PROPERTIES(f32-qs8-vcvt-bench PROPERTIES
8112 CXX_STANDARD 11
8113 CXX_STANDARD_REQUIRED YES
8114 CXX_EXTENSIONS YES)
8115 TARGET_INCLUDE_DIRECTORIES(f32-qs8-vcvt-bench PRIVATE . include src)
8116 TARGET_LINK_LIBRARIES(f32-qs8-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8117
8118 ADD_EXECUTABLE(f32-qu8-vcvt-bench bench/f32-qu8-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8119 SET_TARGET_PROPERTIES(f32-qu8-vcvt-bench PROPERTIES
8120 CXX_STANDARD 11
8121 CXX_STANDARD_REQUIRED YES
8122 CXX_EXTENSIONS YES)
8123 TARGET_INCLUDE_DIRECTORIES(f32-qu8-vcvt-bench PRIVATE . include src)
8124 TARGET_LINK_LIBRARIES(f32-qu8-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8125
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8126 ADD_EXECUTABLE(f32-rmax-bench bench/f32-rmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8127 SET_TARGET_PROPERTIES(f32-rmax-bench PROPERTIES
8128 CXX_STANDARD 11
8129 CXX_STANDARD_REQUIRED YES
8130 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8131 TARGET_INCLUDE_DIRECTORIES(f32-rmax-bench PRIVATE . include src)
8132 TARGET_LINK_LIBRARIES(f32-rmax-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8133
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8134 ADD_EXECUTABLE(f32-spmm-bench bench/f32-spmm.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8135 SET_TARGET_PROPERTIES(f32-spmm-bench PROPERTIES
8136 CXX_STANDARD 11
8137 CXX_STANDARD_REQUIRED YES
8138 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8139 TARGET_INCLUDE_DIRECTORIES(f32-spmm-bench PRIVATE . include src)
8140 TARGET_LINK_LIBRARIES(f32-spmm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8141
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8142 ADD_EXECUTABLE(f32-softmax-bench bench/f32-softmax.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanfd8e6892020-01-27 15:25:25 -0800[diff] [blame]8143 SET_TARGET_PROPERTIES(f32-softmax-bench PROPERTIES
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -0700[diff] [blame]8144 CXX_STANDARD 11
8145 CXX_STANDARD_REQUIRED YES
8146 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8147 TARGET_INCLUDE_DIRECTORIES(f32-softmax-bench PRIVATE . include src)
8148 TARGET_LINK_LIBRARIES(f32-softmax-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan4a4a7fa2019-10-21 13:46:14 -0700[diff] [blame]8149
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8150 ADD_EXECUTABLE(f32-velu-bench bench/f32-velu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]8151 SET_TARGET_PROPERTIES(f32-velu-bench PROPERTIES
8152 CXX_STANDARD 11
8153 CXX_STANDARD_REQUIRED YES
8154 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8155 TARGET_INCLUDE_DIRECTORIES(f32-velu-bench PRIVATE . include src)
8156 TARGET_LINK_LIBRARIES(f32-velu-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhaned6baaf2020-12-01 15:07:08 -0800[diff] [blame]8157
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8158 ADD_EXECUTABLE(f32-vhswish-bench bench/f32-vhswish.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8159 SET_TARGET_PROPERTIES(f32-vhswish-bench PROPERTIES
8160 CXX_STANDARD 11
8161 CXX_STANDARD_REQUIRED YES
8162 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8163 TARGET_INCLUDE_DIRECTORIES(f32-vhswish-bench PRIVATE . include src)
8164 TARGET_LINK_LIBRARIES(f32-vhswish-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8165
Marat Dukhan7c74aff2021-08-07 15:44:27 -0700[diff] [blame]8166 ADD_EXECUTABLE(f32-vlrelu-bench bench/f32-vlrelu.cc $<TARGET_OBJECTS:all_microkernels>)
8167 SET_TARGET_PROPERTIES(f32-vlrelu-bench PROPERTIES
8168 CXX_STANDARD 11
8169 CXX_STANDARD_REQUIRED YES
8170 CXX_EXTENSIONS YES)
8171 TARGET_INCLUDE_DIRECTORIES(f32-vlrelu-bench PRIVATE . include src)
8172 TARGET_LINK_LIBRARIES(f32-vlrelu-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8173
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8174 ADD_EXECUTABLE(f32-vrelu-bench bench/f32-vrelu.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8175 SET_TARGET_PROPERTIES(f32-vrelu-bench PROPERTIES
8176 CXX_STANDARD 11
8177 CXX_STANDARD_REQUIRED YES
8178 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8179 TARGET_INCLUDE_DIRECTORIES(f32-vrelu-bench PRIVATE . include src)
8180 TARGET_LINK_LIBRARIES(f32-vrelu-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8181
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8182 ADD_EXECUTABLE(f32-vsigmoid-bench bench/f32-vsigmoid.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8183 SET_TARGET_PROPERTIES(f32-vsigmoid-bench PROPERTIES
8184 CXX_STANDARD 11
8185 CXX_STANDARD_REQUIRED YES
8186 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8187 TARGET_INCLUDE_DIRECTORIES(f32-vsigmoid-bench PRIVATE . include src)
8188 TARGET_LINK_LIBRARIES(f32-vsigmoid-bench PRIVATE benchmark bench-utils fp16 pthreadpool)
Marat Dukhan6674d692021-05-05 22:27:00 -0700[diff] [blame]8189
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8190 ADD_EXECUTABLE(f32-vsqrt-bench bench/f32-vsqrt.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]8191 SET_TARGET_PROPERTIES(f32-vsqrt-bench PROPERTIES
8192 CXX_STANDARD 11
8193 CXX_STANDARD_REQUIRED YES
8194 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8195 TARGET_INCLUDE_DIRECTORIES(f32-vsqrt-bench PRIVATE . include src)
8196 TARGET_LINK_LIBRARIES(f32-vsqrt-bench PRIVATE benchmark bench-utils fp16 pthreadpool)
Marat Dukhanf4db2f32020-06-30 10:55:30 -0700[diff] [blame]8197
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8198 ADD_EXECUTABLE(qs8-dwconv-bench bench/qs8-dwconv.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:indirection> $<TARGET_OBJECTS:packing>)
Marat Dukhan0744fa02021-07-26 22:56:27 -0700[diff] [blame]8199 SET_TARGET_PROPERTIES(qs8-dwconv-bench PROPERTIES
8200 CXX_STANDARD 11
8201 CXX_STANDARD_REQUIRED YES
8202 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8203 TARGET_INCLUDE_DIRECTORIES(qs8-dwconv-bench PRIVATE . include src)
8204 TARGET_LINK_LIBRARIES(qs8-dwconv-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan0744fa02021-07-26 22:56:27 -0700[diff] [blame]8205
Marat Dukhanad6f2dc2021-12-10 14:38:41 -0800[diff] [blame]8206 ADD_EXECUTABLE(qs8-f32-vcvt-bench bench/qs8-f32-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8207 SET_TARGET_PROPERTIES(qs8-f32-vcvt-bench PROPERTIES
8208 CXX_STANDARD 11
8209 CXX_STANDARD_REQUIRED YES
8210 CXX_EXTENSIONS YES)
8211 TARGET_INCLUDE_DIRECTORIES(qs8-f32-vcvt-bench PRIVATE . include src)
8212 TARGET_LINK_LIBRARIES(qs8-f32-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8213
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8214 ADD_EXECUTABLE(qs8-gemm-bench bench/qs8-gemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan595e1702020-07-31 10:12:52 -0700[diff] [blame]8215 SET_TARGET_PROPERTIES(qs8-gemm-bench PROPERTIES
8216 CXX_STANDARD 11
8217 CXX_STANDARD_REQUIRED YES
8218 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8219 TARGET_INCLUDE_DIRECTORIES(qs8-gemm-bench PRIVATE . include src)
8220 TARGET_LINK_LIBRARIES(qs8-gemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan595e1702020-07-31 10:12:52 -0700[diff] [blame]8221
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8222 ADD_EXECUTABLE(qs8-requantization-bench bench/qs8-requantization.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan56bdd4a2020-08-03 19:47:04 -0700[diff] [blame]8223 SET_TARGET_PROPERTIES(qs8-requantization-bench PROPERTIES
8224 CXX_STANDARD 11
8225 CXX_STANDARD_REQUIRED YES
8226 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8227 TARGET_INCLUDE_DIRECTORIES(qs8-requantization-bench PRIVATE . include src)
8228 TARGET_LINK_LIBRARIES(qs8-requantization-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan56bdd4a2020-08-03 19:47:04 -0700[diff] [blame]8229
Marat Dukhan83a8d2f2021-07-29 16:41:19 -0700[diff] [blame]8230 ADD_EXECUTABLE(qs8-vadd-bench bench/qs8-vadd.cc $<TARGET_OBJECTS:all_microkernels>)
8231 SET_TARGET_PROPERTIES(qs8-vadd-bench PROPERTIES
8232 CXX_STANDARD 11
8233 CXX_STANDARD_REQUIRED YES
8234 CXX_EXTENSIONS YES)
8235 TARGET_INCLUDE_DIRECTORIES(qs8-vadd-bench PRIVATE . include src)
8236 TARGET_LINK_LIBRARIES(qs8-vadd-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8237
8238 ADD_EXECUTABLE(qs8-vaddc-bench bench/qs8-vaddc.cc $<TARGET_OBJECTS:all_microkernels>)
8239 SET_TARGET_PROPERTIES(qs8-vaddc-bench PROPERTIES
8240 CXX_STANDARD 11
8241 CXX_STANDARD_REQUIRED YES
8242 CXX_EXTENSIONS YES)
8243 TARGET_INCLUDE_DIRECTORIES(qs8-vaddc-bench PRIVATE . include src)
8244 TARGET_LINK_LIBRARIES(qs8-vaddc-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8245
Marat Dukhan795e5ab2021-08-02 19:07:52 -0700[diff] [blame]8246 ADD_EXECUTABLE(qs8-vmul-bench bench/qs8-vmul.cc $<TARGET_OBJECTS:all_microkernels>)
8247 SET_TARGET_PROPERTIES(qs8-vmul-bench PROPERTIES
8248 CXX_STANDARD 11
8249 CXX_STANDARD_REQUIRED YES
8250 CXX_EXTENSIONS YES)
8251 TARGET_INCLUDE_DIRECTORIES(qs8-vmul-bench PRIVATE . include src)
8252 TARGET_LINK_LIBRARIES(qs8-vmul-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8253
Marat Dukhan8b024c92021-08-03 00:05:14 -0700[diff] [blame]8254 ADD_EXECUTABLE(qs8-vmulc-bench bench/qs8-vmulc.cc $<TARGET_OBJECTS:all_microkernels>)
8255 SET_TARGET_PROPERTIES(qs8-vmulc-bench PROPERTIES
8256 CXX_STANDARD 11
8257 CXX_STANDARD_REQUIRED YES
8258 CXX_EXTENSIONS YES)
8259 TARGET_INCLUDE_DIRECTORIES(qs8-vmulc-bench PRIVATE . include src)
8260 TARGET_LINK_LIBRARIES(qs8-vmulc-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8261
Marat Dukhanad6f2dc2021-12-10 14:38:41 -0800[diff] [blame]8262 ADD_EXECUTABLE(qu8-f32-vcvt-bench bench/qu8-f32-vcvt.cc $<TARGET_OBJECTS:all_microkernels>)
8263 SET_TARGET_PROPERTIES(qu8-f32-vcvt-bench PROPERTIES
8264 CXX_STANDARD 11
8265 CXX_STANDARD_REQUIRED YES
8266 CXX_EXTENSIONS YES)
8267 TARGET_INCLUDE_DIRECTORIES(qu8-f32-vcvt-bench PRIVATE . include src)
8268 TARGET_LINK_LIBRARIES(qu8-f32-vcvt-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8269
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8270 ADD_EXECUTABLE(qu8-gemm-bench bench/qu8-gemm.cc $<TARGET_OBJECTS:all_microkernels> $<TARGET_OBJECTS:packing>)
Marat Dukhan08b7a972020-07-14 18:17:29 -0700[diff] [blame]8271 SET_TARGET_PROPERTIES(qu8-gemm-bench PROPERTIES
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8272 CXX_STANDARD 11
8273 CXX_STANDARD_REQUIRED YES
8274 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8275 TARGET_INCLUDE_DIRECTORIES(qu8-gemm-bench PRIVATE . include src)
8276 TARGET_LINK_LIBRARIES(qu8-gemm-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]8277
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8278 ADD_EXECUTABLE(qu8-requantization-bench bench/qu8-requantization.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhan5b69f8b2020-07-24 15:26:48 -0700[diff] [blame]8279 SET_TARGET_PROPERTIES(qu8-requantization-bench PROPERTIES
Marat Dukhanfe7acb62020-03-09 19:30:05 -0700[diff] [blame]8280 CXX_STANDARD 11
8281 CXX_STANDARD_REQUIRED YES
8282 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8283 TARGET_INCLUDE_DIRECTORIES(qu8-requantization-bench PRIVATE . include src)
8284 TARGET_LINK_LIBRARIES(qu8-requantization-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhanffbf96a2020-05-14 02:59:08 -0700[diff] [blame]8285
Marat Dukhan1ef9de82021-07-29 17:15:33 -0700[diff] [blame]8286 ADD_EXECUTABLE(qu8-vadd-bench bench/qu8-vadd.cc $<TARGET_OBJECTS:all_microkernels>)
8287 SET_TARGET_PROPERTIES(qu8-vadd-bench PROPERTIES
8288 CXX_STANDARD 11
8289 CXX_STANDARD_REQUIRED YES
8290 CXX_EXTENSIONS YES)
8291 TARGET_INCLUDE_DIRECTORIES(qu8-vadd-bench PRIVATE . include src)
8292 TARGET_LINK_LIBRARIES(qu8-vadd-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8293
8294 ADD_EXECUTABLE(qu8-vaddc-bench bench/qu8-vaddc.cc $<TARGET_OBJECTS:all_microkernels>)
8295 SET_TARGET_PROPERTIES(qu8-vaddc-bench PROPERTIES
8296 CXX_STANDARD 11
8297 CXX_STANDARD_REQUIRED YES
8298 CXX_EXTENSIONS YES)
8299 TARGET_INCLUDE_DIRECTORIES(qu8-vaddc-bench PRIVATE . include src)
8300 TARGET_LINK_LIBRARIES(qu8-vaddc-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8301
Marat Dukhan795e5ab2021-08-02 19:07:52 -0700[diff] [blame]8302 ADD_EXECUTABLE(qu8-vmul-bench bench/qu8-vmul.cc $<TARGET_OBJECTS:all_microkernels>)
8303 SET_TARGET_PROPERTIES(qu8-vmul-bench PROPERTIES
8304 CXX_STANDARD 11
8305 CXX_STANDARD_REQUIRED YES
8306 CXX_EXTENSIONS YES)
8307 TARGET_INCLUDE_DIRECTORIES(qu8-vmul-bench PRIVATE . include src)
8308 TARGET_LINK_LIBRARIES(qu8-vmul-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8309
Marat Dukhan8b024c92021-08-03 00:05:14 -0700[diff] [blame]8310 ADD_EXECUTABLE(qu8-vmulc-bench bench/qu8-vmulc.cc $<TARGET_OBJECTS:all_microkernels>)
8311 SET_TARGET_PROPERTIES(qu8-vmulc-bench PROPERTIES
8312 CXX_STANDARD 11
8313 CXX_STANDARD_REQUIRED YES
8314 CXX_EXTENSIONS YES)
8315 TARGET_INCLUDE_DIRECTORIES(qu8-vmulc-bench PRIVATE . include src)
8316 TARGET_LINK_LIBRARIES(qu8-vmulc-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8317
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8318 ADD_EXECUTABLE(rounding-bench bench/rounding.cc $<TARGET_OBJECTS:all_microkernels>)
Marat Dukhanffbf96a2020-05-14 02:59:08 -0700[diff] [blame]8319 SET_TARGET_PROPERTIES(rounding-bench PROPERTIES
8320 CXX_STANDARD 11
8321 CXX_STANDARD_REQUIRED YES
8322 CXX_EXTENSIONS YES)
Marat Dukhan195b72f2021-07-27 22:03:30 -0700[diff] [blame]8323 TARGET_INCLUDE_DIRECTORIES(rounding-bench PRIVATE . include src)
8324 TARGET_LINK_LIBRARIES(rounding-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan54074372021-09-08 23:28:46 -0700[diff] [blame]8325
8326 ADD_EXECUTABLE(x8-lut-bench bench/x8-lut.cc $<TARGET_OBJECTS:all_microkernels>)
8327 SET_TARGET_PROPERTIES(x8-lut-bench PROPERTIES
8328 CXX_STANDARD 11
8329 CXX_STANDARD_REQUIRED YES
8330 CXX_EXTENSIONS YES)
8331 TARGET_INCLUDE_DIRECTORIES(x8-lut-bench PRIVATE . include src)
8332 TARGET_LINK_LIBRARIES(x8-lut-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Alan Kellyfda06cb2021-12-15 03:30:32 -0800[diff] [blame]8333
Alan Kelly1945f0b2021-12-24 01:26:45 -0800[diff] [blame]8334 ADD_EXECUTABLE(x16-transpose-bench bench/x16-transpose.cc $<TARGET_OBJECTS:all_microkernels>)
8335 SET_TARGET_PROPERTIES(x16-transpose-bench PROPERTIES
8336 CXX_STANDARD 11
8337 CXX_STANDARD_REQUIRED YES
8338 CXX_EXTENSIONS YES)
8339 TARGET_INCLUDE_DIRECTORIES(x16-transpose-bench PRIVATE . include src)
8340 TARGET_LINK_LIBRARIES(x16-transpose-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
8341
Alan Kellyfda06cb2021-12-15 03:30:32 -0800[diff] [blame]8342 ADD_EXECUTABLE(x32-transpose-bench bench/x32-transpose.cc $<TARGET_OBJECTS:all_microkernels>)
8343 SET_TARGET_PROPERTIES(x32-transpose-bench PROPERTIES
8344 CXX_STANDARD 11
8345 CXX_STANDARD_REQUIRED YES
8346 CXX_EXTENSIONS YES)
8347 TARGET_INCLUDE_DIRECTORIES(x32-transpose-bench PRIVATE . include src)
8348 TARGET_LINK_LIBRARIES(x32-transpose-bench PRIVATE benchmark bench-utils cpuinfo fp16 pthreadpool)
Marat Dukhan2dbdc2f2019-10-08 16:36:23 -0700[diff] [blame]8349ENDIF()