Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / cpuinfo / 3c1df684a12129c7e675eb2aa1b706bf01b2d2f9
commit3c1df684a12129c7e675eb2aa1b706bf01b2d2f9[log] [tgz]
authorMarat Dukhan <marat@fb.com>Fri Sep 22 17:09:49 2017 -0700
committerMarat Dukhan <marat@fb.com>Fri Sep 22 17:09:49 2017 -0700
tree3a1726502b99bfd503f3c06e241624f19d645bfe
parentfbc4cfcf96b0ee7fbbc0d5dba6938aae1300ef32 [diff]
Refactor reading of Android properties
3 files changed
tree: 3a1726502b99bfd503f3c06e241624f19d645bfe
  1. include/
  2. jni/
  3. src/
  4. test/
  5. tools/
  6. .gitignore
  7. configure.py
  8. confu.yaml
  9. LICENSE
  10. README.md
README.md

CPU INFOrmation library

cpuinfo is a library to detect essential for performance optimization information about host CPU.

Exposed information:

  • [x] Processor (SoC) name
    • [x] Integrated GPU name (Android only)
  • [x] Microarchitecture
  • [x] Usable instruction sets
  • [ ] CPU frequency
  • [x] Cache
    • [x] Size
    • [x] Associativity
    • [x] Line size
    • [x] Number of partitions
    • [x] Flags (unified, inclusive, complex hash function)
    • [x] Topology (logical processors that share this cache level)
  • [ ] TLB
    • [ ] Number of entries
    • [ ] Associativity
    • [ ] Covered page types (instruction, data)
    • [ ] Covered page sizes
  • [x] Topology information
    • [x] Logical processors
    • [x] Cores
    • [x] Packages (sockets)

Supported environments:

  • [x] Android
    • [x] x86 ABI
    • [x] x86_64 ABI
    • [x] armeabi ABI
    • [x] armeabiv7-a ABI
    • [x] arm64-v8a ABI
    • [ ] mips ABI
    • [ ] mips64 ABI
  • [x] Linux
    • [x] x86
    • [x] x86-64
    • [x] 32-bit ARM (ARMv5T and later)
    • [x] ARM64
    • [ ] PowerPC
  • [ ] iOS
    • [ ] ARMv7
    • [ ] ARM64
  • [x] OS X
    • [x] x86
    • [x] x86-64
  • [ ] Windows
    • [ ] x86
    • [ ] x86-64
  • [ ] Native Client
    • [ ] x86
    • [x] x86-64
    • [ ] ARMv7-A
  • [ ] Portable Native Client
  • [ ] Emscripten

Planned features:

  • Processor (SoC) name detection
    • [x] Using CPUID leaves 0x80000002–0x80000004 on x86/x86-64
    • [x] Using /proc/cpuinfo on ARM
    • [ ] Using kernel log (dmesg) on ARM
    • [x] Using ro.chipname, ro.board.platform, ro.product.board properties (Android)
  • Vendor and microarchitecture detection
    • [x] Intel-designed x86/x86-64 cores (up to Kaby Lake, Airmont, and Knights Mill)
    • [x] AMD-designed x86/x86-64 cores (up to Puma/Jaguar and Zen)
    • [ ] VIA-designed x86/x86-64 cores
    • [ ] Other x86 cores (DM&P, RDC, Transmeta, Cyrix, Rise)
    • [x] ARM-designed ARM cores (up to Cortex-A17, Cortex-73)
    • [x] Qualcomm-designed ARM cores (up to Kryo and Kryo-280)
    • [x] nVidia-designed ARM cores (Denver)
    • [x] Samsung-designed ARM cores (Mongoose)
    • [x] Intel-designed ARM cores (XScale up to 3rd-gen)
    • [ ] Apple-designed ARM cores (up to Hurricane)
    • [x] Cavium-designed ARM cores (ThunderX)
    • [ ] AppliedMicro-designed ARM cores
  • Instruction set detection
    • [x] Using CPUID (x86/x86-64)
    • [x] Using dynamic code generation validator (Native Client/x86-64)
    • [x] Using /proc/cpuinfo on 32-bit ARM EABI (Linux)
    • [x] Using microarchitecture heuristics on (32-bit ARM)
    • [x] Using FPSID and WCID registers (32-bit ARM)
    • [ ] Using getauxval or /proc/self/auxv (Linux)
    • [ ] Using instruction probing on ARM (Linux)
    • [ ] Using CPUID registers on ARM64 (Linux)
  • Cache detection
    • [x] Using CPUID leaf 0x00000002 (x86/x86-64)
    • [x] Using CPUID leaf 0x00000004 (non-AMD x86/x86-64)
    • [ ] Using CPUID leaves 0x80000005-0x80000006 (AMD x86/x86-64)
    • [x] Using CPUID leaf 0x8000001D (AMD x86/x86-64)
    • [x] Using /proc/cpuinfo (Linux/pre-ARMv7)
    • [x] Using microarchitecture heuristics (ARM)
    • [x] Using chipset name (ARM)
    • [x] Using sysctlbyname (Mach)
    • [x] Using sysfs typology directories (ARM/Linux)
    • [ ] Using sysfs cache directories (Linux)
    • [ ] Using clGetDeviceInfo with CL_DEVICE_GLOBAL_MEM_CACHE_SIZE/CL_DEVICE_GLOBAL_MEM_CACHELINE_SIZE parameters (Android)
  • TLB detection
    • [x] Using CPUID leaf 0x00000002 (x86/x86-64)
    • [ ] Using CPUID leaves 0x80000005-0x80000006 and 0x80000019 (AMD x86/x86-64)
    • [x] Using microarchitecture heuristics (ARM)
  • Topology detection
    • [x] Using CPUID leaf 0x00000001 on x86/x86-64 (legacy APIC ID)
    • [x] Using CPUID leaf 0x0000000B on x86/x86-64 (Intel APIC ID)
    • [ ] Using CPUID leaf 0x8000001E on x86/x86-64 (AMD APIC ID)
    • [x] Using host_info (Mach)
    • [x] Using sysfs (Linux)
    • [x] Using chipset name (ARM/Linux)