blob: 1fccffef9e27297e61f59f092c809485f9fb507f [file] [log] [blame]
Christopher Ferris25981132017-11-14 16:53:49 -08001/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
Ben Cheng30692c62013-10-15 18:26:18 -07002/*
3 * include/uapi/drm/omap_drm.h
4 *
5 * Copyright (C) 2011 Texas Instruments
6 * Author: Rob Clark <rob@ti.com>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License version 2 as published by
10 * the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
21#ifndef __OMAP_DRM_H__
22#define __OMAP_DRM_H__
23
Christopher Ferrisccfaccd2016-08-24 12:11:31 -070024#include "drm.h"
25
26#if defined(__cplusplus)
27extern "C" {
28#endif
Ben Cheng30692c62013-10-15 18:26:18 -070029
30/* Please note that modifications to all structs defined here are
31 * subject to backwards-compatibility constraints.
32 */
33
34#define OMAP_PARAM_CHIPSET_ID 1 /* ie. 0x3430, 0x4430, etc */
35
36struct drm_omap_param {
Christopher Ferris0543f742017-07-26 13:09:46 -070037 __u64 param; /* in */
38 __u64 value; /* in (set_param), out (get_param) */
Ben Cheng30692c62013-10-15 18:26:18 -070039};
40
41#define OMAP_BO_SCANOUT 0x00000001 /* scanout capable (phys contiguous) */
42#define OMAP_BO_CACHE_MASK 0x00000006 /* cache type mask, see cache modes */
43#define OMAP_BO_TILED_MASK 0x00000f00 /* tiled mapping mask, see tiled modes */
44
45/* cache modes */
46#define OMAP_BO_CACHED 0x00000000 /* default */
47#define OMAP_BO_WC 0x00000002 /* write-combine */
48#define OMAP_BO_UNCACHED 0x00000004 /* strongly-ordered (uncached) */
49
50/* tiled modes */
51#define OMAP_BO_TILED_8 0x00000100
52#define OMAP_BO_TILED_16 0x00000200
53#define OMAP_BO_TILED_32 0x00000300
54#define OMAP_BO_TILED (OMAP_BO_TILED_8 | OMAP_BO_TILED_16 | OMAP_BO_TILED_32)
55
56union omap_gem_size {
Christopher Ferris0543f742017-07-26 13:09:46 -070057 __u32 bytes; /* (for non-tiled formats) */
Ben Cheng30692c62013-10-15 18:26:18 -070058 struct {
Christopher Ferris0543f742017-07-26 13:09:46 -070059 __u16 width;
60 __u16 height;
Ben Cheng30692c62013-10-15 18:26:18 -070061 } tiled; /* (for tiled formats) */
62};
63
64struct drm_omap_gem_new {
65 union omap_gem_size size; /* in */
Christopher Ferris0543f742017-07-26 13:09:46 -070066 __u32 flags; /* in */
67 __u32 handle; /* out */
68 __u32 __pad;
Ben Cheng30692c62013-10-15 18:26:18 -070069};
70
71/* mask of operations: */
72enum omap_gem_op {
73 OMAP_GEM_READ = 0x01,
74 OMAP_GEM_WRITE = 0x02,
75};
76
77struct drm_omap_gem_cpu_prep {
Christopher Ferris0543f742017-07-26 13:09:46 -070078 __u32 handle; /* buffer handle (in) */
79 __u32 op; /* mask of omap_gem_op (in) */
Ben Cheng30692c62013-10-15 18:26:18 -070080};
81
82struct drm_omap_gem_cpu_fini {
Christopher Ferris0543f742017-07-26 13:09:46 -070083 __u32 handle; /* buffer handle (in) */
84 __u32 op; /* mask of omap_gem_op (in) */
Ben Cheng30692c62013-10-15 18:26:18 -070085 /* TODO maybe here we pass down info about what regions are touched
86 * by sw so we can be clever about cache ops? For now a placeholder,
87 * set to zero and we just do full buffer flush..
88 */
Christopher Ferris0543f742017-07-26 13:09:46 -070089 __u32 nregions;
90 __u32 __pad;
Ben Cheng30692c62013-10-15 18:26:18 -070091};
92
93struct drm_omap_gem_info {
Christopher Ferris0543f742017-07-26 13:09:46 -070094 __u32 handle; /* buffer handle (in) */
95 __u32 pad;
96 __u64 offset; /* mmap offset (out) */
Ben Cheng30692c62013-10-15 18:26:18 -070097 /* note: in case of tiled buffers, the user virtual size can be
98 * different from the physical size (ie. how many pages are needed
99 * to back the object) which is returned in DRM_IOCTL_GEM_OPEN..
100 * This size here is the one that should be used if you want to
101 * mmap() the buffer:
102 */
Christopher Ferris0543f742017-07-26 13:09:46 -0700103 __u32 size; /* virtual size for mmap'ing (out) */
104 __u32 __pad;
Ben Cheng30692c62013-10-15 18:26:18 -0700105};
106
107#define DRM_OMAP_GET_PARAM 0x00
108#define DRM_OMAP_SET_PARAM 0x01
Ben Cheng30692c62013-10-15 18:26:18 -0700109#define DRM_OMAP_GEM_NEW 0x03
Christopher Ferris25981132017-11-14 16:53:49 -0800110#define DRM_OMAP_GEM_CPU_PREP 0x04 /* Deprecated, to be removed */
111#define DRM_OMAP_GEM_CPU_FINI 0x05 /* Deprecated, to be removed */
Ben Cheng30692c62013-10-15 18:26:18 -0700112#define DRM_OMAP_GEM_INFO 0x06
113#define DRM_OMAP_NUM_IOCTLS 0x07
114
115#define DRM_IOCTL_OMAP_GET_PARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GET_PARAM, struct drm_omap_param)
116#define DRM_IOCTL_OMAP_SET_PARAM DRM_IOW (DRM_COMMAND_BASE + DRM_OMAP_SET_PARAM, struct drm_omap_param)
Ben Cheng30692c62013-10-15 18:26:18 -0700117#define DRM_IOCTL_OMAP_GEM_NEW DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GEM_NEW, struct drm_omap_gem_new)
118#define DRM_IOCTL_OMAP_GEM_CPU_PREP DRM_IOW (DRM_COMMAND_BASE + DRM_OMAP_GEM_CPU_PREP, struct drm_omap_gem_cpu_prep)
119#define DRM_IOCTL_OMAP_GEM_CPU_FINI DRM_IOW (DRM_COMMAND_BASE + DRM_OMAP_GEM_CPU_FINI, struct drm_omap_gem_cpu_fini)
120#define DRM_IOCTL_OMAP_GEM_INFO DRM_IOWR(DRM_COMMAND_BASE + DRM_OMAP_GEM_INFO, struct drm_omap_gem_info)
121
Christopher Ferrisccfaccd2016-08-24 12:11:31 -0700122#if defined(__cplusplus)
123}
124#endif
125
Ben Cheng30692c62013-10-15 18:26:18 -0700126#endif /* __OMAP_DRM_H__ */