blob: 0eca6e6a196873e7b7f219acdb4cfd2726ee42d1 [file] [log] [blame]
Jean-Marc Valin3596fed2011-07-09 09:20:51 -04001CELT_HEAD = \
Jean-Marc Valinc3749902011-09-13 18:21:18 -07002celt/arch.h \
3celt/bands.h \
4celt/celt.h \
Aurélien Zanellicd4c8242013-05-31 15:07:00 +02005celt/cpu_support.h \
Jean-Marc Valin4923f3f2011-10-26 21:36:57 -04006include/opus_types.h \
7include/opus_defines.h \
Ralph Giles87792662012-04-05 09:19:25 -07008include/opus_custom.h \
Jean-Marc Valinc3749902011-09-13 18:21:18 -07009celt/cwrs.h \
10celt/ecintrin.h \
11celt/entcode.h \
12celt/entdec.h \
13celt/entenc.h \
14celt/fixed_debug.h \
15celt/fixed_generic.h \
16celt/float_cast.h \
17celt/_kiss_fft_guts.h \
18celt/kiss_fft.h \
19celt/laplace.h \
20celt/mathops.h \
21celt/mdct.h \
22celt/mfrngcod.h \
23celt/modes.h \
24celt/os_support.h \
25celt/pitch.h \
Jean-Marc Valin2779df72011-10-04 13:26:53 -040026celt/celt_lpc.h \
xiangmingzhuc95c9a02014-04-30 15:48:07 +080027celt/x86/celt_lpc_sse.h \
Jean-Marc Valinc3749902011-09-13 18:21:18 -070028celt/quant_bands.h \
29celt/rate.h \
30celt/stack_alloc.h \
31celt/vq.h \
32celt/static_modes_float.h \
Timothy B. Terriberry9d056282013-05-21 13:42:14 -070033celt/static_modes_fixed.h \
Viswanath Puttaguntaf48abe82015-05-15 12:42:19 -050034celt/static_modes_float_arm_ne10.h \
Viswanath Puttaguntaba8713c2015-05-15 12:42:25 -050035celt/static_modes_fixed_arm_ne10.h \
Aurélien Zanellicd4c8242013-05-31 15:07:00 +020036celt/arm/armcpu.h \
Timothy B. Terriberry9d056282013-05-21 13:42:14 -070037celt/arm/fixed_armv4.h \
38celt/arm/fixed_armv5e.h \
39celt/arm/kiss_fft_armv4.h \
Jean-Marc Valin70c9c3a2013-06-06 12:45:17 -040040celt/arm/kiss_fft_armv5e.h \
Timothy B. Terriberry39386e02013-11-18 13:30:13 -050041celt/arm/pitch_arm.h \
Viswanath Puttaguntaf48abe82015-05-15 12:42:19 -050042celt/arm/fft_arm.h \
43celt/arm/mdct_arm.h \
Jean-Marc Valin45cbdff2015-02-11 14:10:03 -050044celt/mips/celt_mipsr1.h \
45celt/mips/fixed_generic_mipsr1.h \
46celt/mips/kiss_fft_mipsr1.h \
47celt/mips/mdct_mipsr1.h \
48celt/mips/pitch_mipsr1.h \
49celt/mips/vq_mipsr1.h \
xiangmingzhuc95c9a02014-04-30 15:48:07 +080050celt/x86/pitch_sse.h \
51celt/x86/x86cpu.h