Fill in code in EmulateSUBReg to emulate the SUB (register) ARM instruction.



git-svn-id: https://llvm.org/svn/llvm-project/llvdb/trunk@128508 91177308-0d34-0410-b5e6-96231b3b80d8
1 file changed