blob: 50a5f65e76b1c64af23e91658214889784cacaeb [file] [log] [blame]
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +00001//===- Mips.td - Describe the Mips Target Machine ---------------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +00007//
8//===----------------------------------------------------------------------===//
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +00009// This is the top level entry point for the Mips target.
10//===----------------------------------------------------------------------===//
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000011
12//===----------------------------------------------------------------------===//
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000013// Target-independent interfaces
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000014//===----------------------------------------------------------------------===//
15
16include "../Target.td"
17
18//===----------------------------------------------------------------------===//
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000019// Descriptions
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000020//===----------------------------------------------------------------------===//
21
22include "MipsRegisterInfo.td"
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000023include "MipsSchedule.td"
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000024include "MipsInstrInfo.td"
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000025include "MipsCallingConv.td"
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000026
27def MipsInstrInfo : InstrInfo {
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000028 let TSFlagsFields = [];
29 let TSFlagsShifts = [];
30}
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000031
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000032//===----------------------------------------------------------------------===//
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000033// CPU Directives //
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000034//===----------------------------------------------------------------------===//
35
Bruno Cardoso Lopes000604a2007-11-06 03:15:20 +000036// Not currently supported, but work as SubtargetFeature placeholder.
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000037def FeatureMipsIII : SubtargetFeature<"mips3", "IsMipsIII", "true",
38 "MipsIII ISA Support">;
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000039
40//===----------------------------------------------------------------------===//
41// Mips processors supported.
42//===----------------------------------------------------------------------===//
43
Bruno Cardoso Lopes000604a2007-11-06 03:15:20 +000044def : Processor<"mips1", MipsGenericItineraries, []>;
45def : Processor<"r2000", MipsGenericItineraries, []>;
46def : Processor<"r3000", MipsGenericItineraries, []>;
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000047
48def Mips : Target {
Bruno Cardoso Lopes972f5892007-06-06 07:42:06 +000049 let InstructionSet = MipsInstrInfo;
50}
Bruno Cardoso Lopes6d32ca02007-08-18 02:18:07 +000051