blob: 94754a0d35a81785c4d06d49e166ce6149bb87ad [file] [log] [blame]
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +00001//===-- llvm/CodeGen/AllocationOrder.cpp - Allocation Order ---------------===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file implements an allocation order for virtual registers.
11//
12// The preferred allocation order for a virtual register depends on allocation
13// hints and target hooks. The AllocationOrder class encapsulates all of that.
14//
15//===----------------------------------------------------------------------===//
16
Jakob Stoklund Olesenfc29db12012-12-03 22:51:04 +000017#define DEBUG_TYPE "regalloc"
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +000018#include "AllocationOrder.h"
Jakob Stoklund Olesenfc29db12012-12-03 22:51:04 +000019#include "llvm/CodeGen/MachineFunction.h"
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +000020#include "llvm/CodeGen/MachineRegisterInfo.h"
Andrew Trick15252602012-06-06 20:29:31 +000021#include "llvm/CodeGen/RegisterClassInfo.h"
Jakob Stoklund Olesen1ead68d2012-11-28 19:13:06 +000022#include "llvm/CodeGen/VirtRegMap.h"
Jakob Stoklund Olesenfc29db12012-12-03 22:51:04 +000023#include "llvm/Support/Debug.h"
24#include "llvm/Support/raw_ostream.h"
Chandler Carrutha1514e22012-12-04 07:12:27 +000025#include "llvm/Target/TargetMachine.h"
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +000026
27using namespace llvm;
28
29// Compare VirtRegMap::getRegAllocPref().
30AllocationOrder::AllocationOrder(unsigned VirtReg,
31 const VirtRegMap &VRM,
Jakob Stoklund Olesen5f2316a2011-06-03 20:34:53 +000032 const RegisterClassInfo &RegClassInfo)
Jakob Stoklund Olesenfc29db12012-12-03 22:51:04 +000033 : Pos(0) {
34 const MachineFunction &MF = VRM.getMachineFunction();
35 const TargetRegisterInfo *TRI = &VRM.getTargetRegInfo();
36 Order = RegClassInfo.getOrder(MF.getRegInfo().getRegClass(VirtReg));
37 TRI->getRegAllocationHints(VirtReg, Order, Hints, MF, &VRM);
Jakob Stoklund Olesenf7999fe2012-12-04 22:25:16 +000038 rewind();
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +000039
Jakob Stoklund Olesenfc29db12012-12-03 22:51:04 +000040 DEBUG({
41 if (!Hints.empty()) {
42 dbgs() << "hints:";
43 for (unsigned I = 0, E = Hints.size(); I != E; ++I)
44 dbgs() << ' ' << PrintReg(Hints[I], TRI);
45 dbgs() << '\n';
46 }
47 });
Jakob Stoklund Olesenc9672cb2010-12-10 18:36:02 +000048}