Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / llvm / 350bec0fb9680b849942052b25f838d8ad10c743 / lib
  1. 350bec0 Add a little dag combine to compile this: by Chris Lattner · 19 years ago
  2. 4132afb vector casts of casts are eliminable. Transform this: by Chris Lattner · 19 years ago
  3. a3124a3 vector casts never reinterpret bits by Chris Lattner · 19 years ago
  4. a1c3538 Allow transforming this: by Chris Lattner · 19 years ago
  5. 82ed58f Turn altivec lvx/stvx intrinsics into loads and stores. This allows the by Chris Lattner · 19 years ago
  6. 02b7255 Remove done item by Chris Lattner · 19 years ago
  7. 4aab2f4 Implement promotion for EXTRACT_VECTOR_ELT, allowing v16i8 multiplies to work with PowerPC. by Chris Lattner · 19 years ago
  8. c55bfd0 add a note by Chris Lattner · 19 years ago
  9. bc70cf8 Implement the Expand action for binary vector operations to break the binop by Chris Lattner · 19 years ago
  10. e58a780 Intrinsics that just load from memory can be treated like loads: they don't by Chris Lattner · 19 years ago
  11. 7224f84 Adjust to change in Intrinsics.gen interface. by Chris Lattner · 19 years ago
  12. edab1b9 Constant fold all of the vector binops. This allows us to compile this: by Chris Lattner · 19 years ago
  13. 5e46a19 Add a new -view-legalize-dags command line option by Chris Lattner · 19 years ago
  14. 6258fb2 Implement constant folding of bit_convert of arbitrary constant vbuild_vector nodes. by Chris Lattner · 19 years ago
  15. 5e08a11 These entries already exist by Chris Lattner · 19 years ago
  16. 97d2333 Add some missing node names by Chris Lattner · 19 years ago
  17. 5295122 New note by Chris Lattner · 19 years ago
  18. 4460f40 Constant fold casts from things like <4 x int> -> <4 x uint>, likewise int<->fp. by Chris Lattner · 19 years ago
  19. 541f91b Custom lower all BUILD_VECTOR's so that we can compile vec_splat_u8(8) into by Chris Lattner · 19 years ago
  20. f8814cf Prefer larger register classes over smaller ones when a register occurs in by Chris Lattner · 19 years ago
  21. 3805dea add valuemapper support for inline asm by Chris Lattner · 19 years ago
  22. c3837d4 Implement vnot using VNOR instead of using 'vspltisb v0, -1' and vxor by Chris Lattner · 19 years ago
  23. ae1ab39 Fix InstCombine/2006-04-01-InfLoop.ll by Chris Lattner · 19 years ago
  24. 64daab5 Fold A^(B&A) -> (B&A)^A Fold (B&A)^A == ~B & A by Chris Lattner · 19 years ago
  25. 60a05cc Fix Transforms/IndVarsSimplify/2006-03-31-NegativeStride.ll and by Chris Lattner · 19 years ago
  26. eaa7c06 ADd a note by Chris Lattner · 19 years ago
  27. 6e6b0da If we can look through vector operations to find the scalar version of an by Chris Lattner · 19 years ago
  28. 348ba3f Shrinkify some more intrinsic definitions. by Chris Lattner · 19 years ago
  29. 67d3d4c An entry about packed type alignments. by Evan Cheng · 19 years ago
  30. 6cea814 Pull operand asm string into base class, shrinkifying intrinsic definitions. by Chris Lattner · 19 years ago
  31. e668bda TargetData.cpp::getTypeInfo() was returning alignment of element type as the by Evan Cheng · 19 years ago
  32. f1d0c62 Delete identity shuffles, implementing CodeGen/Generic/vector-identity-shuffle.ll by Chris Lattner · 19 years ago
  33. b5c4d17 Fix 80 column violations :) by Chris Lattner · 19 years ago
  34. 653159f Use a X86 target specific node X86ISD::PINSRW instead of a mal-formed by Evan Cheng · 19 years ago
  35. 4b1734f Added support for SSE3 horizontal ops: haddp{s|d} and hsub{s|d}. by Evan Cheng · 19 years ago
  36. 7376a5e fix a pasto by Chris Lattner · 19 years ago
  37. a9cb441 Add vperm support for all datatypes by Chris Lattner · 19 years ago
  38. e3fea5a Rearrange code a bit by Chris Lattner · 19 years ago
  39. 32a988a Add, sub and shuffle are legal for all vector types by Chris Lattner · 19 years ago
  40. b067a1e Add support to use pextrw and pinsrw to extract and insert a word element by Evan Cheng · 19 years ago
  41. 1eda6e7 Add vector_extract and vector_insert nodes. by Evan Cheng · 19 years ago
  42. 9f7e127 add a note by Chris Lattner · 19 years ago
  43. 6fa4cdf constant fold extractelement with undef operands. by Chris Lattner · 19 years ago
  44. 1f13c88 extractelement(undef,x) -> undef by Chris Lattner · 19 years ago
  45. c741ea4 Do not endian swap split vector loads. This fixes UnitTests/Vector/sumarray-dbl on PPC. by Chris Lattner · 19 years ago
  46. d9731af Do not endian swap the operands to a store if the operands came from a vector. by Chris Lattner · 19 years ago
  47. 29cd7db Remove dead *extloads. This allows us to codegen vector.ll:test_extract_elt to: by Chris Lattner · 19 years ago
  48. e4b9539 Delete dead loads in the dag. This allows us to compile by Chris Lattner · 19 years ago
  49. 1597221 Implement PromoteOp for VEXTRACT_VECTOR_ELT. Thsi fixes by Chris Lattner · 19 years ago
  50. 2ae2e98 Scalarized vector stores need not be legal, e.g. if the vector element type by Chris Lattner · 19 years ago
  51. 4c5701d Fix build breakage. by Jeff Cohen · 19 years ago
  52. 33497cc note to self: *save* file, then check it in by Chris Lattner · 19 years ago
  53. 4468c22 Implement an item from the readme, folding vcmp/vcmp. instructions with by Chris Lattner · 19 years ago
  54. 9492151 compactify some more instruction definitions by Chris Lattner · 19 years ago
  55. 5f7b019 Compactify comparisons. by Chris Lattner · 19 years ago
  56. a17b155 Lower vector compares to VCMP nodes, just like we lower vector comparison by Chris Lattner · 19 years ago
  57. 8f5d316 These are done by Chris Lattner · 19 years ago
  58. 536a9d5 Add a new method to verify intrinsic function prototypes. by Chris Lattner · 19 years ago
  59. 7e02151 Make sure to pass enough values to phi nodes when we are dealing with by Chris Lattner · 19 years ago
  60. 70c2a61 Significantly improve handling of vectors that are live across basic blocks, by Chris Lattner · 19 years ago
  61. a6c9de4 Was returning the wrong type. by Chris Lattner · 19 years ago
  62. 36f4b0d Mark INSERT_VECTOR_ELT as expand by Chris Lattner · 19 years ago
  63. 33e85ca Expand all INSERT_VECTOR_ELT (obviously bad) for now. by Evan Cheng · 19 years ago
  64. eb0b461 Expand INSERT_VECTOR_ELT to store vec, sp; store elt, sp+k; vec = load sp; by Evan Cheng · 19 years ago
  65. 79227e2 Modify the TargetLowering::getPackedTypeBreakdown method to also return the by Chris Lattner · 19 years ago
  66. fb47a9b Typo by Evan Cheng · 19 years ago
  67. ef698ca Ok for vector_shuffle mask to contain undef elements. by Evan Cheng · 19 years ago
  68. dc87929 Implement TargetLowering::getPackedTypeBreakdown by Chris Lattner · 19 years ago
  69. 8768bf6 Add the rest of the vmul instructions and the vmulsum* instructions. by Chris Lattner · 19 years ago
  70. 3c4f4e9f Use a new tblgen feature to significantly shrinkify instruction definitions that by Chris Lattner · 19 years ago
  71. 30a6aba Add a bunch of new instructions for intrinsics. by Chris Lattner · 19 years ago
  72. df084ff Fix Transforms/InstCombine/2006-03-30-ExtractElement.ll by Chris Lattner · 19 years ago
  73. 7d9061e Make sure all possible shuffles are matched. by Evan Cheng · 19 years ago
  74. 1b32f22 More logical ops patterns by Evan Cheng · 19 years ago
  75. 0876aa5 Add support for _mm_cmp{cc}_ss and _mm_cmp{cc}_ps intrinsics by Evan Cheng · 19 years ago
  76. c5fb2b1 Add 128-bit pmovmskb intrinsic support. by Evan Cheng · 19 years ago
  77. 591f740 Change SSE pack operation definitions to fit what the intrinsics expected. by Evan Cheng · 19 years ago
  78. 506d3df - Added some SSE2 128-bit packed integer ops. by Evan Cheng · 19 years ago
  79. 691c923 Need to special case splat after all. Make the second operand of splat by Evan Cheng · 19 years ago
  80. 5aa97b2 Floating point logical operation patterns should match bit_convert. Or else by Evan Cheng · 19 years ago
  81. 475aecf - More shuffle related bug fixes. by Evan Cheng · 19 years ago
  82. c999c74 Another entry about shuffles. by Evan Cheng · 19 years ago
  83. 4f56338 - Only use pshufd for v4i32 vector shuffles. - Other shuffle related fixes. by Evan Cheng · 19 years ago
  84. f3a6272 add a note by Chris Lattner · 19 years ago
  85. 2bbd810 Bug fixes: handle constantexpr insert/extract element operations by Chris Lattner · 19 years ago
  86. c46349d Added aliases to scalar SSE instructions, e.g. addss, to match x86 intrinsics. by Evan Cheng · 19 years ago
  87. 36b27f3 Fixing buggy code. by Evan Cheng · 19 years ago
  88. cef896e When building a VVECTOR_SHUFFLE node from extract_element operations, make by Chris Lattner · 19 years ago
  89. 66445d3 Canonicalize VECTOR_SHUFFLE(X, X, Y) -> VECTOR_SHUFFLE(X,undef,Y') by Chris Lattner · 19 years ago
  90. d7648c8 Turn a series of extract_element's feeding a build_vector into a by Chris Lattner · 19 years ago
  91. 5b2316e Teach Legalize how to pack VVECTOR_SHUFFLE nodes into VECTOR_SHUFFLE nodes. by Chris Lattner · 19 years ago
  92. 354cde9 new node by Chris Lattner · 19 years ago
  93. 4fbdd59 Don't crash on X^X if X is a vector. Instead, produce a vector of zeros. by Chris Lattner · 19 years ago
  94. f35b297 Add an assertion by Chris Lattner · 19 years ago
  95. d732a29 add a note by Chris Lattner · 19 years ago
  96. b3e7be2 Refactor address attributes. Add base register to frame info. by Jim Laskey · 19 years ago
  97. a997918 Expose base register for DwarfWriter. Refactor code accordingly. by Jim Laskey · 19 years ago
  98. bf7637d More bulletproofing of llvm.dbg.declare. by Jim Laskey · 19 years ago
  99. 2d2a613 Added missing paren on behalf of Ramana Radhakrishnan. by Jim Laskey · 19 years ago
  100. ed4ca7f Missed X86::isUNPCKHMask by Evan Cheng · 19 years ago