Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / llvm / 4ee451de366474b9c228b4e5fa573795a715216d / lib / Target / ARM / ARMRegisterInfo.td
  1. 4ee451d Remove attribution from file headers, per discussion on llvmdev. by Chris Lattner · 17 years ago
  2. f191c80 Use TableGen to emit information for dwarf register numbers. by Anton Korobeynikov · 17 years ago
  3. 16b6598 Added ARM::CPSR to represent ARM CPSR status register. by Evan Cheng · 17 years ago
  4. ba647be Specify S registers as D registers' sub-registers. by Evan Cheng · 17 years ago
  5. bf822eb Change register allocation order to Dale's suggestion. by Evan Cheng · 17 years ago
  6. cb20998 ARM always use register scavenger. No longer reserves R12. by Evan Cheng · 17 years ago
  7. 36230cd Make requiresRegisterScavenging determination on a per MachineFunction basis. by Evan Cheng · 17 years ago
  8. 41a4d56 Temporary: make R12 available in ARM mode if RegScavenger is being used. by Evan Cheng · 17 years ago
  9. 15991bf Minor tweak. Allocate r0 to r3 in reverse order, r3 is least likely to be livein to a function. by Evan Cheng · 17 years ago
  10. 24f7fb3 Comment. by Evan Cheng · 18 years ago
  11. dc77540 hasFP() is now a virtual method of MRegisterInfo. by Evan Cheng · 18 years ago
  12. 75e18c4 Clean up ARM PEI code. by Evan Cheng · 18 years ago
  13. a8e2989 ARM backend contribution from Apple. by Evan Cheng · 18 years ago
  14. 7ae68ab initial support for frame pointers by Rafael Espindola · 18 years ago
  15. 9e071f0 fix the names of the 64bit fp register by Rafael Espindola · 18 years ago
  16. 2718519 add floating point registers implement SINT_TO_FP by Rafael Espindola · 18 years ago
  17. 5ea64fd Constify some methods. Patch provided by Anton Vayvod, thanks! by Chris Lattner · 18 years ago
  18. 58421d7 initial implementation of ARMRegisterInfo::eliminateFrameIndex by Rafael Espindola · 18 years ago
  19. 7bc59bc added a skeleton of the ARM backend by Rafael Espindola · 18 years ago