Gitiles
Code Review
Sign In
gerrit-public.fairphone.software
/
platform
/
external
/
llvm
/
4ee451de366474b9c228b4e5fa573795a715216d
/
lib
/
Target
/
Alpha
/
AlphaRegisterInfo.h
4ee451d
Remove attribution from file headers, per discussion on llvmdev.
by Chris Lattner
· 17 years ago
d64b5c8
Add a argument to storeRegToStackSlot and storeRegToAddr to specify whether
by Evan Cheng
· 17 years ago
aee4af6
Remove redundant foldMemoryOperand variants and other code clean up.
by Evan Cheng
· 17 years ago
e62f97c
Allow some reloads to be folded in multi-use cases. Specifically testl r, r -> cmpl [mem], 0.
by Evan Cheng
· 17 years ago
b97aec6
Add parameter to getDwarfRegNum to permit targets
by Dale Johannesen
· 17 years ago
f191c80
Use TableGen to emit information for dwarf register numbers.
by Anton Korobeynikov
· 17 years ago
f0a0cdd
- Added getOpcodeAfterMemoryUnfold(). It doesn't unfold an instruction, but only returns the opcode of the instruction post unfolding.
by Evan Cheng
· 17 years ago
58184e6
Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister public interface.
by Evan Cheng
· 17 years ago
66f0f64
- Added a few target hooks to generate load / store instructions from / to any
by Evan Cheng
· 17 years ago
9efce63
Allow copyRegToReg to emit cross register classes copies.
by Evan Cheng
· 17 years ago
35b35c5
Add a variant of foldMemoryOperand to fold any load / store, not just load / store from / to stack slots.
by Evan Cheng
· 17 years ago
2365f51
Long live the exception handling!
by Anton Korobeynikov
· 17 years ago
97de913
eliminateFrameIndex() change.
by Evan Cheng
· 17 years ago
bf2c8b3
Added MRegisterInfo hook to re-materialize an instruction.
by Evan Cheng
· 17 years ago
5e6df46
PEI now passes a RegScavenger ptr to eliminateFrameIndex.
by Evan Cheng
· 17 years ago
62819f3
Support to provide exception and selector registers.
by Jim Laskey
· 17 years ago
b371f45
Re-apply my liveintervalanalysis changes. Now with PR1207 fixes.
by Evan Cheng
· 17 years ago
a284cbf
For PR1207:
by Reid Spencer
· 17 years ago
eceada6
Added getReservedRegs().
by Evan Cheng
· 17 years ago
dc77540
hasFP() is now a virtual method of MRegisterInfo.
by Evan Cheng
· 18 years ago
c2b861d
Fix naming inconsistency.
by Evan Cheng
· 18 years ago
c0f64ff
Change MachineInstr ctor's to take a TargetInstrDescriptor reference instead
by Evan Cheng
· 18 years ago
7ce4578
Matches MachineInstr changes.
by Evan Cheng
· 18 years ago
0f3ac8d
getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd.
by Evan Cheng
· 18 years ago
4188699
Foundation for call frame information.
by Jim Laskey
· 18 years ago
a997918
Expose base register for DwarfWriter. Refactor code accordingly.
by Jim Laskey
· 18 years ago
f1d78e8
Add support to locate local variables in frames (early version.)
by Jim Laskey
· 18 years ago
4083960
Move isLoadFrom/StoreToStackSlot from MRegisterInfo to TargetInstrInfo,a far more logical place. Other methods should also be moved if anyoneis interested. :)
by Chris Lattner
· 19 years ago
5cefc5e
whatever. Intermediate patch to see what breaks. Seems ok.
by Andrew Lenharth
· 19 years ago
fa08fb2
This seems useful from the original patch that added the function. If there is a reason it is not useful on a RISC type target, let me know and I will pull it out
by Andrew Lenharth
· 19 years ago
97d5e64
Pass extra regclasses into spilling code
by Chris Lattner
· 19 years ago
5499742
This code has always been dead for alpha
by Chris Lattner
· 19 years ago
4633f1c
Remove trailing whitespace
by Misha Brukman
· 19 years ago
2a8350a
Make the rest of file header comments consistent in format and style
by Misha Brukman
· 20 years ago
bc9ccf6
Make file header comment consistent: extend the whole 80 cols to fill the line
by Misha Brukman
· 20 years ago
304d0f3
Let me introduce you to the early stages of the llvm backend for the alpha processor
by Andrew Lenharth
· 20 years ago