commit | 152754665abb937a49e451331c88266ef5c3cdf1 | [log] [tgz] |
---|---|---|
author | Francisco Jerez <currojerez@riseup.net> | Mon Aug 05 18:21:05 2019 -0700 |
committer | Francisco Jerez <currojerez@riseup.net> | Fri Oct 11 12:24:16 2019 -0700 |
tree | e3c73025b48a4026eabc6a581cbea08ea2b10141 | |
parent | c344c92b31454115261d6f235d00e4e14ed0ce3c [diff] |
intel/ir: Represent logical edge of BREAK instruction. Currently only the physical back-edge is represented, which incidentally also leads to the exit block of the loop, but we need the direct logical edge in addition for our logical CFG representation to be complete. Reviewed-by: Jordan Justen <jordan.l.justen@intel.com> Reviewed-by: Caio Marcelo de Oliveira Filho <caio.oliveira@intel.com>