commit | 2aa8720257beadde8f798bd30096ca4c9007c8e0 | [log] [tgz] |
---|---|---|
author | Ilya Yanok <yanok@emcraft.com> | Mon Nov 28 06:37:33 2011 +0000 |
committer | Albert ARIBAUD <albert.u.boot@aribaud.net> | Tue Dec 06 23:59:35 2011 +0100 |
tree | 2d8f3122b943d882dc07227463b5829f61376373 | |
parent | 2f3427ccb915c6f6774f0bcebb67c648dc25dcfd [diff] |
davinci_emac: fix for running with dcache enabled DaVinci EMAC is present on TI AM35xx SoCs (ARMv7) which run with D-Cache enabled by default. So we have to take care and flush/invalidate the cache before/after the DMA operations. Please note that the receive buffer alignment to 32 byte boundary comes from the old driver version I don't know if it is really needed or alignment to cache line size is enough. Signed-off-by: Ilya Yanok <yanok@emcraft.com>