Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / u-boot / 16678eb40f287067dd8ad5a4e5208fbfe94e0e76 / . / include / configs / ti_am335x_common.h
blob: 0f6fa6254fbc6e397a861c86b983d016c557891c [file] [log] [blame]
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]1/*
2 * ti_am335x_common.h
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 *
8 * For more details, please see the technical documents listed at
9 * http://www.ti.com/product/am3359#technicaldocuments
10 */
11
12#ifndef __CONFIG_TI_AM335X_COMMON_H__
13#define __CONFIG_TI_AM335X_COMMON_H__
14
15#define CONFIG_AM33XX
16#define CONFIG_BOARD_LATE_INIT
17#define CONFIG_ARCH_CPU_INIT
18#define CONFIG_SYS_CACHELINE_SIZE 64
19#define CONFIG_MAX_RAM_BANK_SIZE (1024 << 20) /* 1GB */
20#define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
Heiko Schocher16678eb2013-11-04 14:05:00 +0100[diff] [blame^]21#define CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]22
23#include <asm/arch/omap.h>
24
25/* NS16550 Configuration */
26#define CONFIG_SYS_NS16550
27#define CONFIG_SYS_NS16550_SERIAL
28#define CONFIG_SYS_NS16550_REG_SIZE (-4)
29#define CONFIG_SYS_NS16550_CLK 48000000
30
31/* Network defines. */
Tom Rinia7a06402013-08-20 08:53:46 -0400[diff] [blame]32#define CONFIG_CMD_NET /* 'bootp' and 'tftp' */
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]33#define CONFIG_CMD_DHCP
Tom Rinia7a06402013-08-20 08:53:46 -0400[diff] [blame]34#define CONFIG_BOOTP_DNS /* Configurable parts of CMD_DHCP */
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]35#define CONFIG_BOOTP_DNS2
36#define CONFIG_BOOTP_SEND_HOSTNAME
37#define CONFIG_BOOTP_GATEWAY
38#define CONFIG_BOOTP_SUBNETMASK
39#define CONFIG_NET_RETRY_COUNT 10
Tom Rinia7a06402013-08-20 08:53:46 -0400[diff] [blame]40#define CONFIG_CMD_PING
41#define CONFIG_DRIVER_TI_CPSW /* Driver for IP block */
42#define CONFIG_MII /* Required in net/eth.c */
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]43
Tom Rinic27efde2013-08-20 08:53:43 -0400[diff] [blame]44/*
Tom Rinia1c143f2013-08-28 09:00:30 -0400[diff] [blame]45 * RTC related defines. To use bootcount you must set bootlimit in the
46 * environment to a non-zero value.
47 */
48#define CONFIG_BOOTCOUNT_LIMIT
49#define CONFIG_SYS_BOOTCOUNT_ADDR 0x44E3E000
50
Tom Rini68439182013-10-01 12:32:04 -0400[diff] [blame]51/* Enable the HW watchdog, since we can use this with bootcount */
52#define CONFIG_HW_WATCHDOG
53#define CONFIG_OMAP_WATCHDOG
54
Tom Rinia1c143f2013-08-28 09:00:30 -0400[diff] [blame]55/*
Tom Rinic27efde2013-08-20 08:53:43 -0400[diff] [blame]56 * SPL related defines. The Public RAM memory map the ROM defines the
57 * area between 0x402F0400 and 0x4030B800 as a download area and
58 * 0x4030B800 to 0x4030CE00 as a public stack area. The ROM also
59 * supports X-MODEM loading via UART, and we leverage this and then use
60 * Y-MODEM to load u-boot.img, when booted over UART.
61 */
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]62#define CONFIG_SPL_TEXT_BASE 0x402F0400
Tom Rinic27efde2013-08-20 08:53:43 -0400[diff] [blame]63#define CONFIG_SPL_MAX_SIZE (0x4030B800 - CONFIG_SPL_TEXT_BASE)
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]64
Tom Rini68439182013-10-01 12:32:04 -0400[diff] [blame]65/* Enable the watchdog inside of SPL */
66#define CONFIG_SPL_WATCHDOG_SUPPORT
67
Tom Rini87694552013-08-09 11:22:17 -0400[diff] [blame]68/*
69 * Since SPL did pll and ddr initialization for us,
70 * we don't need to do it twice.
71 */
72#if !defined(CONFIG_SPL_BUILD) && !defined(CONFIG_NOR_BOOT)
73#define CONFIG_SKIP_LOWLEVEL_INIT
74#endif
75
76/* Now bring in the rest of the common code. */
77#include <configs/ti_armv7_common.h>
78
79#endif /* __CONFIG_TI_AM335X_COMMON_H__ */