blob: b2b58fc228fbf7a48dcdada2d4bea311cbf6d25b [file] [log] [blame]
Macpaul Linafc1ce82011-10-19 20:41:11 +00001NDS32 is a new high-performance 32-bit RISC microprocessor core.
2
3http://www.andestech.com/
4
5AndeStar ISA
6============
7AndeStar is a patent-pending 16-bit/32-bit mixed-length instruction set to
8achieve optimal system performance, code density, and power efficiency.
9
10It contains the following features:
11 - Intermixable 32-bit and 16-bit instruction sets without the need for
12 mode switch.
13 - 16-bit instructions as a frequently used subset of 32-bit instructions.
14 - RISC-style register-based instruction set.
15 - 32 32-bit General Purpose Registers (GPR).
16 - Upto 1024 User Special Registers (USR) for existing and extension
17 instructions.
18 - Rich load/store instructions for...
19 - Single memory access with base address update.
20 - Multiple aligned and unaligned memory accesses for memory copy and stack
21 operations.
22 - Data prefetch to improve data cache performance.
23 - Non-bus locking synchronization instructions.
24 - PC relative jump and PC read instructions for efficient position independent
25 code.
26 - Multiply-add and multiple-sub with 64-bit accumulator.
27 - Instruction for efficient power management.
28 - Bi-endian support.
29 - Three instruction extension space for application acceleration:
30 - Performance extension.
31 - Andes future extensions (for floating-point, multimedia, etc.)
32 - Customer extensions.
33
34AndesCore CPU
35=============
36Andes Technology has 4 families of CPU cores: N12, N10, N9, N8.
37
38For details about N12 CPU family, please check doc/README.N1213.
39
40The NDS32 ports of u-boot, the Linux kernel, the GNU toolchain and
41other associated software are actively supported by Andes Technology Corporation.