blob: 74c5d8f2d9233e4534ff05e60b44d4bc5e8cf7dd [file] [log] [blame]
Ruchika Gupta7065b7d2010-12-15 17:02:08 +00001/*
2 * Copyright 2010-2011 Freescale Semiconductor, Inc.
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Ruchika Gupta7065b7d2010-12-15 17:02:08 +00005 */
6
7#ifndef __FSL_SECURE_BOOT_H
8#define __FSL_SECURE_BOOT_H
9
Po Liu0d2cff22013-08-21 14:20:21 +080010#ifdef CONFIG_SECURE_BOOT
Ruchika Gupta7065b7d2010-12-15 17:02:08 +000011#if defined(CONFIG_FSL_CORENET)
12#define CONFIG_SYS_PBI_FLASH_BASE 0xc0000000
Aneesh Bansalf978f7c2014-03-12 00:07:27 +053013#elif defined(CONFIG_BSC9132QDS)
14#define CONFIG_SYS_PBI_FLASH_BASE 0xc8000000
Ruchika Gupta7065b7d2010-12-15 17:02:08 +000015#else
16#define CONFIG_SYS_PBI_FLASH_BASE 0xce000000
17#endif
18#define CONFIG_SYS_PBI_FLASH_WINDOW 0xcff80000
19
Aneesh Bansalca4819d2014-03-18 23:40:59 +053020#if defined(CONFIG_B4860QDS) || \
21 defined(CONFIG_T4240QDS) || \
Aneesh Bansal2d8db6d2014-03-18 23:41:14 +053022 defined(CONFIG_T2080QDS) || \
Aneesh Bansale47c2a62014-04-22 15:17:06 +053023 defined(CONFIG_T2080RDB) || \
Aneesh Bansal2d8db6d2014-03-18 23:41:14 +053024 defined(CONFIG_T1040QDS) || \
Aneesh Bansal40678152014-04-22 15:16:48 +053025 defined(CONFIG_T104xRDB)
Aneesh Bansalfb4a2402014-03-18 23:40:26 +053026#define CONFIG_SYS_CPC_REINIT_F
27#undef CONFIG_SYS_INIT_L3_ADDR
28#define CONFIG_SYS_INIT_L3_ADDR 0xbff00000
29#endif
30
Ruchika Gupta7065b7d2010-12-15 17:02:08 +000031#endif
Po Liu0d2cff22013-08-21 14:20:21 +080032#endif