Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / valgrind / 3862b24206e0e63d9cbb6e60848d776267f87f16
  1. 3862b24 Make compilable again. by sewardj · 18 years ago
  2. 0849772 Make this compilable again. by sewardj · 18 years ago
  3. c3bc60a Change a stupid algorithm that deals with real register live by sewardj · 18 years ago
  4. b235e5b Add a couple of %rflags spec rules which improve performance of amd64 by sewardj · 18 years ago
  5. 6f2f283 New function dopyIRBBExceptStmts which makes it a bit easier to write tools. by sewardj · 18 years ago
  6. 174c770 Specialise computation of carry flag after ADDL. by sewardj · 18 years ago
  7. 8a81970 Even more flag-spec rules: SUBL-CondNL, SUBL-CondNBE, SUBL-NB and redo by sewardj · 18 years ago
  8. 1ee3e18 A couple more x86 spec rules: COPY-CondNZ and SUBL-CondNS. by sewardj · 18 years ago
  9. c429324 On amd64, allow the register allocator to use %r10 which it previously by sewardj · 18 years ago
  10. 2890582 Handle long-form encoding of 'push{l,w} %reg'. by sewardj · 18 years ago
  11. dc5d084 Handle JCXZ. by sewardj · 18 years ago
  12. 57c10c8 Add many extra comments describing the IR. by sewardj · 18 years ago
  13. 47c2d4d Handle 'ret imm16'. Fixes #136650. by sewardj · 18 years ago
  14. c45aa52 Add an %eflags rule for COPY-CondP. by sewardj · 18 years ago
  15. cea9662 Re-enable 'repne movs' (fix for original bug in #126147). by sewardj · 18 years ago
  16. b69a6fa Re-enable 'repne stos' (fix for Gernot Tenchio's part of #126147). by sewardj · 18 years ago
  17. 048de4d Implement 'xlat' (fixes #125959 and #135012). by sewardj · 18 years ago
  18. ef4433b When doing rlwinm in 64-bit mode, bind the intermediate 32-bit result by sewardj · 18 years ago
  19. ee4a859 ppc64: detect rldicl/rldicr which are simply 64-bit shifts left/right by sewardj · 18 years ago
  20. aca070a Merge r1663-r1666: by sewardj · 18 years ago
  21. 496b88f Reinstate support for 'mcrfs'. by sewardj · 18 years ago
  22. 2eb9ffa Another day, another %eflags reduction rule. by sewardj · 18 years ago
  23. 9e234f6 Support pextrw when the destination register is 64 bits too. Fixes #133678. by sewardj · 18 years ago
  24. f4c803b Add support for amd64 'fprem' (fixes bug 132918). This isn't exactly by sewardj · 18 years ago
  25. b2da8ec 64-bit counterpart to v1652 (Stop mkU16 asserting if d32 is a negative by sewardj · 18 years ago
  26. c4255a0 Stop mkU16 asserting if d32 is a negative 16-bit number (bug #132813). by sewardj · 18 years ago
  27. 32d615b More reduction rules, which further reduce memcheck's false error by sewardj · 18 years ago
  28. 9195aa1 Fix previous commit (r1640?) so that it's actually correct :-) by sewardj · 18 years ago
  29. a9cb67b Comparing a reg with itself produces a result which doesn't depend on by sewardj · 18 years ago
  30. d0aa0a5 Implement amd64 insns cmpxchg8b and cmpxchg16b. Fixes #127521. by sewardj · 18 years ago
  31. 6140822 Generate less verbose IR for amd64 'bswapq'. Fixes #132146. by sewardj · 18 years ago
  32. f355f6b amd64 insn printing fix. by sewardj · 18 years ago
  33. fcf21f3 64-bit equivalent to r1635: handle all SSE3 instructions except by sewardj · 18 years ago
  34. dd5d204 Handle all SSE3 instructions except monitor and mwait. 64-bit by sewardj · 18 years ago
  35. ec387ca Handle nop-with-an-amode (sheesh. Mutancy. whatever next?) for x86 and by sewardj · 18 years ago
  36. 11faabe Allow a redundant REX prefix for pushfq. Fixes #130785. by sewardj · 18 years ago
  37. 59e96c1 Implement SSE2 'psadbw'. Fixes #128917. by sewardj · 18 years ago
  38. 2d258d8 More copyright updates. by sewardj · 18 years ago
  39. a33e9a4 Update copyright dates. by sewardj · 18 years ago
  40. 3be608d Specialisation rule which reduces memcheck false error rate for by sewardj · 18 years ago
  41. c5fd972 Comment-only change. by sewardj · 18 years ago
  42. b83767e Yet another %eflags folding rule - this one for performance reasons. by sewardj · 18 years ago
  43. cd90bfe ppc backend: handle vector constant of zero. by cerion · 18 years ago
  44. 6204590 Get rid of assertion getting in the way of handling 'sbbb G,E' where E by sewardj · 18 years ago
  45. 5328b10 Got a sudden attach of the implicit-type-casting paranoias whilst by sewardj · 18 years ago
  46. 346d9a1 A couple of IR simplification hacks for the amd64 front end, so as to by sewardj · 18 years ago
  47. 9088540 Clear up yet another gcc-4.1.0 stunt leading to false uninitialised by sewardj · 18 years ago
  48. 275ccdf A few more x86 eflags-helper rewrite cases, which further reduce the by sewardj · 18 years ago
  49. 89d89e9 Add an IR folding rule to convert Add32(x,x) into Shl32(x,1). This by sewardj · 18 years ago
  50. 54be8dd Add specialisation rules to simplify the IR for 'testl .. ; js ..', by sewardj · 18 years ago
  51. 1287ab4 Enable 'SHLDv imm8,Gv,Ev'. Fixes #126583. by sewardj · 18 years ago
  52. 5fadaf9 Enable 'sbb $imm,%al'. Fixes #126668. by sewardj · 18 years ago
  53. 3180446 Implement CLC/STC/CMC. Fixes #125651. by sewardj · 18 years ago
  54. 25d2386 (1) Fix longstanding bug causing erroneous register zeroing for 'btl'. by sewardj · 18 years ago
  55. fcff178 Support 'popw m16'. Fixes #126243. by sewardj · 18 years ago
  56. afd1639 Fix for 32-bit mode, as per comment. by sewardj · 18 years ago
  57. 413a468 Implement sthbrx. by sewardj · 18 years ago
  58. 40d8c09 Implement lhbrx. by sewardj · 18 years ago
  59. 6ba982f Fix incorrect behaviour of mov{s,z}bw (#126253). by sewardj · 18 years ago
  60. 8f07359 Counterpart to r1605: in the ppc insn selector, don't use the bits by sewardj · 18 years ago
  61. a5f55da Don't use the bits VexArchInfo.hwcaps to distinguish ppc32 and ppc64, by sewardj · 18 years ago
  62. ae84d78 Fix for instruction-decoding failures reported in #124499. by sewardj · 18 years ago
  63. 576f323 Allow 'repe scas' (possible fix for #124892). by sewardj · 18 years ago
  64. db85903 Implement amd64 pmaddwd for SSE2. by sewardj · 18 years ago
  65. f32d5a5 Add a function to set/clear the x86 carry flag. (untested) by sewardj · 18 years ago
  66. 5c5f72c Fix some segment register pushes/pops. by sewardj · 18 years ago
  67. 21bd7c7 upmerge r1597 (ppc32 needs a lot of spill slots sometimes) by sewardj · 18 years ago
  68. 879cee0 Move the helper function for x86 'fxtract' to g_generic_x87.c so by sewardj · 18 years ago
  69. 7c2d282 Implement fnstsw. by sewardj · 18 years ago
  70. d8862cf Fix debug printing. by sewardj · 19 years ago
  71. 3368e10 Implement fcmovnu. by sewardj · 19 years ago
  72. 8531768 Implement 3DNow! prefetch insn (prefetch, prefetchw). Fixes #120410. by sewardj · 19 years ago
  73. 0092e0d Handle byte-size 'xadd reg,mem'. Also, don't bomb out for the by sewardj · 19 years ago
  74. 72aefb2 Implement mtocrf/mfocrf. by sewardj · 19 years ago
  75. 1a866b4 Oops, stuff that should have been part of r1573 (4-arg primop change). by sewardj · 19 years ago
  76. 40c8026 Redo the way FP multiply-accumulate insns are done on ppc32/64. by sewardj · 19 years ago
  77. 2d19fe3 Word size fixes for twi/tdi (is trickier than it looks :-). Also add by sewardj · 19 years ago
  78. 334870d ppc32/64: handle twi/tdi (conditional trap) instructions by sewardj · 19 years ago
  79. 56de421 fre: observe the current rounding mode by sewardj · 19 years ago
  80. c3778a2 Redo x86g_calculate_FXTRACT to only use integer arithmetic. by sewardj · 19 years ago
  81. fa7fc6b Comment-only changes by sewardj · 19 years ago
  82. 4796d66 Fixups following recent FP rounding mode changes. by sewardj · 19 years ago
  83. 9b0cc58 Make the CSE pass more aggressive. It now commons up Mux0X and GetI by sewardj · 19 years ago
  84. f47286e More x86 tidying up following rounding changes. by sewardj · 19 years ago
  85. f1b5b1a Followup to r1562: fixes for x86 by sewardj · 19 years ago
  86. 1a3bfac Followup to r1562: fixes for ppc64 by sewardj · 19 years ago
  87. b183b85 by sewardj · 19 years ago
  88. 157b19b Do fre/fres in a way which makes minimal demands on the backend. by sewardj · 19 years ago
  89. 7bbac21 F64i isel fix. by sewardj · 19 years ago
  90. 79fd33f Handle fre and frsqrtes. Even though the IBM docs manage to by sewardj · 19 years ago
  91. 2ef8a37 Make lsw work in 64-bit mode. by sewardj · 19 years ago
  92. 3fd3967 Un-break ppc64 following recent hw-capabilities hackery. (sigh) by sewardj · 19 years ago
  93. 7c54586 Unbreak ppc32 following recent hw-capabilities hackery. by sewardj · 19 years ago
  94. 5117ce1 Change the way Vex represents architecture variants into something by sewardj · 19 years ago
  95. 09e88d1 Re-enable stfiwx. by sewardj · 19 years ago
  96. baf971a Handle ppc32/64 fres, frsqrte. by sewardj · 19 years ago
  97. c74373d In 32-bit mode, handle F64toI64 and I64toF64. by sewardj · 19 years ago
  98. 7fd5bb0 A bit more backend tidying: by sewardj · 19 years ago
  99. 92923de by sewardj · 19 years ago
  100. 6332740 C89 fixes. by sewardj · 19 years ago