Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / external / valgrind / a52e37e8547ed42060a262d510047eea202dbe9f
  1. a52e37e s390x: Implement Ist_MBE by sewardj · 13 years ago
  2. a970c40 s390x: fix code confusion by sewardj · 13 years ago
  3. e0dd77e s390x: invalid use of R0 as base register by sewardj · 13 years ago
  4. d07b856 s390x: fpr - gpr transfer facility by sewardj · 13 years ago
  5. 95d6f3a Fix up incorrect usage of Iop_I64UtoF32 in the PowerPC front and back by sewardj · 13 years ago
  6. cb9ad0d Fix up some enum confusion to do with ARMNeonUnOp and ARMNeonUnOpS, as by sewardj · 13 years ago
  7. e522d4b Fix up enum confusion between PPCAvOp and PPCAvFpOp, as found by by sewardj · 13 years ago
  8. 66d5ef2 Add support for IBM Power ISA 2.06 -- stage 1. Bug #267630 and by sewardj · 13 years ago
  9. 652b56a s390x: reconsider "long displacement" requirement. We currently by sewardj · 13 years ago
  10. 15469da s390x: Make sure to point the PSW address to the next address on SIGILL by sewardj · 13 years ago
  11. b13a92a s390x: minor code generation tweaks. There were a few loose ends by sewardj · 13 years ago
  12. f74c86f s390x: tweak s390_emit_load_cc. #269864. (Florian Krohm, britzel@acm.org) by sewardj · 14 years ago
  13. 3c49aaa Remove unused parameter in functions s390_emit_SLL/SRL/SRA. by sewardj · 14 years ago
  14. d7bde72 Support conditional load and store for s390x (VEX side). by sewardj · 14 years ago
  15. 7f6330d Add some extra folding rules. Fixes #268513. (Florian Krohm <britzel@acm.org>) by sewardj · 14 years ago
  16. 06122e7 Remove dead assignments that gcc-4.6.0 complains about by sewardj · 14 years ago
  17. a6d0809 Add a spec rule for NS after LOGICB. Fixes #266990. by sewardj · 14 years ago
  18. 17b0e21 Don't overwrite CC_NDEP in shift by zero. Fixes #269354. by sewardj · 14 years ago
  19. 15c0104 Handle more cases of SUB (SP minus immediate/register). Also by sewardj · 14 years ago
  20. eae8db5 s390x: MHY is not universally available. Fixes #268930. by sewardj · 14 years ago
  21. 611b06e s390x: FLOGR is not universally available. Fixes #268715. by sewardj · 14 years ago
  22. b63967e s390x: improve IR generation for XC. Fixes #268621. by sewardj · 14 years ago
  23. 7cf5bd0 Emit Ain_Imm64 (64-bit immediate constant loads to register) using a by sewardj · 14 years ago
  24. 216ac96 Add missing VG_REGPARM definition for ppc32-linux following r2108. by sewardj · 14 years ago
  25. 9d31dfd Fix some signed-vs-unsigned char warnings in s390 code. (Christian by sewardj · 14 years ago
  26. 6312e80 Don't apply function attributes to a functional parameter when by sewardj · 14 years ago
  27. 03d9114 Wrap up "__attribute__((regparm(n)))" inside a macro so it is only by sewardj · 14 years ago
  28. 1e3830f Fix standalone vex builds following s390x merge. by sewardj · 14 years ago
  29. 4cba9f4 Add folding rules for Clz32 and Clz64. See bug 243404 comment 52. by sewardj · 14 years ago
  30. 2019a97 Add a port to IBM z/Architecture (s390x) running Linux -- VEX by sewardj · 14 years ago
  31. d2b1816 Handle Ico_V128(0xFFFF), created by more aggressive constant folding by sewardj · 14 years ago
  32. ed75a68 Handle moves from TPIDRURO to integer registers in Thumb mode. by sewardj · 14 years ago
  33. 4d47547 Get rid of unintended complex integral constant, that causes build by sewardj · 14 years ago
  34. 2b9b43c Implement LOOPNEL (32-bit version of LOOPNE). Fixes #256669. by sewardj · 14 years ago
  35. 5556e5e Implement rex.W/FXSAVE and also both variants of FXRSTOR. by sewardj · 14 years ago
  36. ec993de Add alignment checking for FXSAVE/FXRSTOR. by sewardj · 14 years ago
  37. 186f869 Add support for SSE4.2 CRC32{B,W,L,Q}. Fixes #261966. by sewardj · 14 years ago
  38. 16b60e5 Accept redundant REX.W for EXTRACTPS. See #258870 comment 5. by sewardj · 14 years ago
  39. d59d92f Handle PCMPxSTRx $0x00. Fixes #262995. by sewardj · 14 years ago
  40. 11eeb84 Tolerate redundant REX.W in POPQ m64. (#256669). by sewardj · 14 years ago
  41. 321bbbf Add support for AAD and AAM (base 10 only). Fixes #256387. by sewardj · 14 years ago
  42. a42c6c6 Print 8 insn bytes when failing, not 6. by sewardj · 14 years ago
  43. 0874bee Implement SSE4.x EXTRACTPS. Fixes #258870. by sewardj · 14 years ago
  44. e9fd86c Implement SSE4.1 PBLENDW. Fixes #257011 (comment 1, at least). by sewardj · 14 years ago
  45. 815de0c Handle non-immediate-rounding-mode versions of ROUND{P,S}{S,D}. Fixes #255418. by sewardj · 14 years ago
  46. 28d672a Fix bug in ppc64g_dirtyhelper_LVS (well, elsewhere, really) causing by sewardj · 14 years ago
  47. 2770939 Implement ROUNDPD and ROUNDPS (imm rounding mode only). by sewardj · 14 years ago
  48. 50d89bf Save an instruction on the normal idiom generated for smc-checks. by sewardj · 14 years ago
  49. d6c1725 Improve performance of smc-checks substantially, by: by sewardj · 14 years ago
  50. 310d6b2 Add support for SMSAD{X}, SMLSD{X}, USAD{A}8. by sewardj · 14 years ago
  51. 64733c4 Update copyright notices. by sewardj · 14 years ago
  52. 646bc00 Handle NOP.W (Thumb) and NOP (ARM). Partial fix for #253636. by sewardj · 14 years ago
  53. 774b88b Fix bogus register constraints for ARM mode LDREX and STREX. by sewardj · 14 years ago
  54. b0d80ea NEON front end: fix bugs in VMIN, VZIP, VRSHL. by sewardj · 14 years ago
  55. 6aa87a6 Fix some enum type confusion in host_arm_defs.[ch]. by sewardj · 14 years ago
  56. a002def Thumb instructions: instead of generating tons of lardy boilerplate IR by sewardj · 14 years ago
  57. b48eddb Give all the ARM code generation enums non-overlapping value ranges, so by sewardj · 14 years ago
  58. 64d776c Improve constant folding of expressions of the form 'op(t,t)' by sewardj · 14 years ago
  59. 45ca0b9 Add alignment checks to MOVDQA and a bunch of other SSE insns which by sewardj · 14 years ago
  60. 33ca4ac Handle the undocumented but apparently-actually-used instruction by sewardj · 14 years ago
  61. eee6f3e amd64 CPUID: don't claim that the guest supports AES insns, by sewardj · 14 years ago
  62. eee3960 Comment-only change. by sewardj · 14 years ago
  63. e165a8a Increase the size of the JIT's scratch working area from 4MB to 5MB. by sewardj · 14 years ago
  64. 5de202d On ARM, request precise exceptions for R7. This is needed to by sewardj · 14 years ago
  65. 1a179b5 Support PCLMULDQ (Emmanuel Thomé, Emmanuel.Thome@gmail.com). Fixes #251251. by sewardj · 14 years ago
  66. 5e120aa Track (but ignore) the state of %RFLAGS.ACFLAG, since that is by sewardj · 14 years ago
  67. 7666c15 Handle Ity_I128 in sizeofIRType. (Florian Krohm, britzel@acm.org). by sewardj · 14 years ago
  68. 32feb4a Support CMPXCHG reg, reg on amd64. (Vince Weaver, vince@csl.cornell.edu). by sewardj · 14 years ago
  69. 48dc409 Handle ADC Iv, eAX and SBB Iv, eAX (Jakub Jelinek, jakub@redhat.com) by sewardj · 14 years ago
  70. 27312d3 by sewardj · 14 years ago
  71. 04d6da3 Implement (Thumb) ORN (immediate) and ORN (register). Fixes #252326. by sewardj · 14 years ago
  72. 4aec376 Implement v7 barrier insns (DMB, DSB, ISB) in Thumb mode by sewardj · 14 years ago
  73. e1a9396 Implement LDREX and STREX in Thumb mode. Fixes #252258. by sewardj · 14 years ago
  74. 389239a Implement RBIT in ARM mode. by sewardj · 14 years ago
  75. 854cc2b LibVEX_GuestARM_get_cpsr: set CPSR.Q, .GE, .T and .M by sewardj · 14 years ago
  76. db1c20a Implement (ARM): REV, REV16, SMMUL. by sewardj · 14 years ago
  77. ebba9ee Fix incorrect handling of VTRN.32 insn. (Dmitry Zhurikhin, zhur@ispras.ru) by sewardj · 14 years ago
  78. 93ba93f by sewardj · 14 years ago
  79. e2ea176 by sewardj · 14 years ago
  80. 21037f0 Implement UHADD8. by sewardj · 14 years ago
  81. 622b2d7 Implement SSUB8. by sewardj · 14 years ago
  82. 9aa5b04 In ARM mode: enable LDRD/STRD of the form "reg, [reg], reg" by sewardj · 14 years ago
  83. 22ac596 Implement SADD16, SSUB16, SASX, SMLAWB, SMLAWT. by sewardj · 14 years ago
  84. 1fce8de If the host does not support Neon, then don't accept Neon instructions by sewardj · 14 years ago
  85. cc85558 Handle 16Uto64, which can now show up at the back end as a by sewardj · 14 years ago
  86. ca257bc Minor amd64 instruction selection improvements, leading to a by sewardj · 14 years ago
  87. 7e84630 Support new PowerISA_2.05 instructions available on Power6 CPUs. by sewardj · 14 years ago
  88. e971c6a Support the DCBZL instruction. Also, query the host CPU at startup by sewardj · 14 years ago
  89. 8e074cc Enable BX PC in Thumb mode. Partial fix for #249775. by sewardj · 14 years ago
  90. 677e5af Handle RBIT (bit-reverse) in Thumb mode. Partial fix for #249924. by sewardj · 14 years ago
  91. e30973c Avoid genSpill/genReload asserts for VFP spills/reloads with offsets by sewardj · 14 years ago
  92. ef9ef37 Reduce to 5 the number of available Q (128-bit) registers available by sewardj · 14 years ago
  93. 4c3839e Support the PLI instruction (icache preload hint) in ARM mode, so by sewardj · 14 years ago
  94. 17bf0aa Fix debug printing for Neon VLDn/VSTn instructions. by sewardj · 14 years ago
  95. 21eaf24 Fix generation of writeback values in Neon VLDn/VSTn instructions. by sewardj · 14 years ago
  96. 1f139f5 Add support for v6 media instructions in both ARM and Thumb modes. by sewardj · 14 years ago
  97. c070405 Handle "Special" instructions in Thumb mode: "R3 = guest_NRADDR" and by sewardj · 14 years ago
  98. df86f16 Fix some compiler complaints when building on 64-bit platforms. by sewardj · 14 years ago
  99. 9dbbd7b Fix various compiler warnings and remove an unused function. by sewardj · 14 years ago
  100. 2fdd416 Merge from branches/THUMB: new IR primops and associated by sewardj · 14 years ago