blob: 3fe4d8222eb13ec24cb8b7c6416c00fea6bf7564 [file] [log] [blame]
Chia-I Wu09142132014-08-11 15:42:55 +08001/*
2 * XGL
3 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 */
24
Chia-I Wu730e5362014-08-19 12:15:09 +080025#include "genhw/genhw.h"
26#include "kmd/winsys.h"
27#include "dev.h"
Chia-I Wu343b1372014-08-20 16:39:20 +080028#include "mem.h"
Chia-I Wu730e5362014-08-19 12:15:09 +080029#include "obj.h"
Chia-I Wu00a23b22014-08-20 15:28:08 +080030#include "cmd_priv.h"
Chia-I Wu09142132014-08-11 15:42:55 +080031
Chia-I Wue24c3292014-08-21 14:05:23 +080032static XGL_RESULT cmd_writer_alloc_and_map(struct intel_cmd *cmd,
33 struct intel_cmd_writer *writer,
34 XGL_UINT size)
Chia-I Wu730e5362014-08-19 12:15:09 +080035{
36 struct intel_winsys *winsys = cmd->dev->winsys;
Chia-I Wue24c3292014-08-21 14:05:23 +080037 const XGL_GPU_SIZE bo_size = sizeof(uint32_t) * size;
Chia-I Wu730e5362014-08-19 12:15:09 +080038 struct intel_bo *bo;
39 void *ptr;
40
41 bo = intel_winsys_alloc_buffer(winsys,
42 "batch buffer", bo_size, INTEL_DOMAIN_CPU);
43 if (!bo)
44 return XGL_ERROR_OUT_OF_GPU_MEMORY;
45
46 ptr = intel_bo_map(bo, true);
47 if (!bo) {
48 intel_bo_unreference(bo);
49 return XGL_ERROR_MEMORY_MAP_FAILED;
50 }
51
Chia-I Wue24c3292014-08-21 14:05:23 +080052 writer->bo = bo;
53 writer->ptr_opaque = ptr;
54 writer->size = size;
55 writer->used = 0;
Chia-I Wu730e5362014-08-19 12:15:09 +080056
57 return XGL_SUCCESS;
58}
59
Chia-I Wu5e25c272014-08-21 20:19:12 +080060static void cmd_writer_copy(struct intel_cmd *cmd,
61 struct intel_cmd_writer *writer,
62 const uint32_t *vals, XGL_UINT len)
63{
64 assert(writer->used + len <= writer->size);
65 memcpy((uint32_t *) writer->ptr_opaque + writer->used,
66 vals, sizeof(uint32_t) * len);
67 writer->used += len;
68}
69
70static void cmd_writer_patch(struct intel_cmd *cmd,
71 struct intel_cmd_writer *writer,
72 XGL_UINT pos, uint32_t val)
73{
74 assert(pos < writer->used);
75 ((uint32_t *) writer->ptr_opaque)[pos] = val;
76}
77
Chia-I Wue24c3292014-08-21 14:05:23 +080078void cmd_writer_grow(struct intel_cmd *cmd,
79 struct intel_cmd_writer *writer)
Chia-I Wu730e5362014-08-19 12:15:09 +080080{
Chia-I Wue24c3292014-08-21 14:05:23 +080081 const XGL_UINT size = writer->size << 1;
82 const XGL_UINT old_used = writer->used;
83 struct intel_bo *old_bo = writer->bo;
84 void *old_ptr = writer->ptr_opaque;
85
86 if (size >= writer->size &&
87 cmd_writer_alloc_and_map(cmd, writer, size) == XGL_SUCCESS) {
88 cmd_writer_copy(cmd, writer, (const uint32_t *) old_ptr, old_used);
89
90 intel_bo_unmap(old_bo);
91 intel_bo_unreference(old_bo);
92 } else {
93 intel_dev_log(cmd->dev, XGL_DBG_MSG_ERROR,
94 XGL_VALIDATION_LEVEL_0, XGL_NULL_HANDLE, 0, 0,
95 "failed to grow command buffer of size %u", writer->size);
96
97 /* wrap it and fail silently */
98 writer->used = 0;
99 cmd->result = XGL_ERROR_OUT_OF_GPU_MEMORY;
100 }
Chia-I Wu730e5362014-08-19 12:15:09 +0800101}
102
Chia-I Wue24c3292014-08-21 14:05:23 +0800103static void cmd_writer_unmap(struct intel_cmd *cmd,
104 struct intel_cmd_writer *writer)
Chia-I Wu730e5362014-08-19 12:15:09 +0800105{
Chia-I Wue24c3292014-08-21 14:05:23 +0800106 intel_bo_unmap(writer->bo);
107 writer->ptr_opaque = NULL;
108}
109
110static void cmd_writer_free(struct intel_cmd *cmd,
111 struct intel_cmd_writer *writer)
112{
113 intel_bo_unreference(writer->bo);
114 writer->bo = NULL;
115}
116
117static void cmd_writer_reset(struct intel_cmd *cmd,
118 struct intel_cmd_writer *writer)
119{
120 /* do not reset writer->size as we want to know how big it has grown to */
121 writer->used = 0;
122
123 if (writer->ptr_opaque)
124 cmd_writer_unmap(cmd, writer);
125 if (writer->bo)
126 cmd_writer_free(cmd, writer);
127}
128
129static void cmd_unmap(struct intel_cmd *cmd)
130{
131 cmd_writer_unmap(cmd, &cmd->batch);
Chia-I Wu730e5362014-08-19 12:15:09 +0800132}
133
134static void cmd_reset(struct intel_cmd *cmd)
135{
Chia-I Wue24c3292014-08-21 14:05:23 +0800136 cmd_writer_reset(cmd, &cmd->batch);
Chia-I Wu343b1372014-08-20 16:39:20 +0800137 cmd->reloc_used = 0;
Chia-I Wu04966702014-08-20 15:05:03 +0800138 cmd->result = XGL_SUCCESS;
Chia-I Wu730e5362014-08-19 12:15:09 +0800139}
140
141static void cmd_destroy(struct intel_obj *obj)
142{
143 struct intel_cmd *cmd = intel_cmd_from_obj(obj);
144
145 intel_cmd_destroy(cmd);
146}
147
148XGL_RESULT intel_cmd_create(struct intel_dev *dev,
149 const XGL_CMD_BUFFER_CREATE_INFO *info,
150 struct intel_cmd **cmd_ret)
151{
152 struct intel_cmd *cmd;
153
154 cmd = (struct intel_cmd *) intel_base_create(dev, sizeof(*cmd),
155 dev->base.dbg, XGL_DBG_OBJECT_CMD_BUFFER, info, 0);
156 if (!cmd)
157 return XGL_ERROR_OUT_OF_MEMORY;
158
159 cmd->obj.destroy = cmd_destroy;
160
161 cmd->dev = dev;
Chia-I Wue24c3292014-08-21 14:05:23 +0800162
Chia-I Wu343b1372014-08-20 16:39:20 +0800163 cmd->reloc_count = dev->gpu->batch_buffer_reloc_count;
164 cmd->relocs = icd_alloc(sizeof(cmd->relocs[0]) * cmd->reloc_count,
165 4096, XGL_SYSTEM_ALLOC_INTERNAL);
166 if (!cmd->relocs) {
167 intel_cmd_destroy(cmd);
168 return XGL_ERROR_OUT_OF_MEMORY;
169 }
Chia-I Wu730e5362014-08-19 12:15:09 +0800170
171 *cmd_ret = cmd;
172
173 return XGL_SUCCESS;
174}
175
176void intel_cmd_destroy(struct intel_cmd *cmd)
177{
178 cmd_reset(cmd);
Chia-I Wue24c3292014-08-21 14:05:23 +0800179
180 icd_free(cmd->relocs);
Chia-I Wu730e5362014-08-19 12:15:09 +0800181 intel_base_destroy(&cmd->obj.base);
182}
183
184XGL_RESULT intel_cmd_begin(struct intel_cmd *cmd, XGL_FLAGS flags)
185{
Chia-I Wue24c3292014-08-21 14:05:23 +0800186 XGL_UINT size = cmd->batch.size;
Chia-I Wu730e5362014-08-19 12:15:09 +0800187
188 cmd_reset(cmd);
189
Chia-I Wue24c3292014-08-21 14:05:23 +0800190 if (!size || cmd->flags != flags) {
191 XGL_GPU_SIZE bo_size = cmd->dev->gpu->max_batch_buffer_size;
Chia-I Wu730e5362014-08-19 12:15:09 +0800192
Chia-I Wu730e5362014-08-19 12:15:09 +0800193 if (flags & XGL_CMD_BUFFER_OPTIMIZE_GPU_SMALL_BATCH_BIT)
194 bo_size /= 2;
195
Chia-I Wue24c3292014-08-21 14:05:23 +0800196 size = bo_size / sizeof(uint32_t);
197
198 cmd->flags = flags;
Chia-I Wu730e5362014-08-19 12:15:09 +0800199 }
200
Chia-I Wue24c3292014-08-21 14:05:23 +0800201 return cmd_writer_alloc_and_map(cmd, &cmd->batch, size);
Chia-I Wu730e5362014-08-19 12:15:09 +0800202}
203
204XGL_RESULT intel_cmd_end(struct intel_cmd *cmd)
205{
206 struct intel_winsys *winsys = cmd->dev->winsys;
Chia-I Wu343b1372014-08-20 16:39:20 +0800207 XGL_UINT i;
Chia-I Wu730e5362014-08-19 12:15:09 +0800208
Chia-I Wue24c3292014-08-21 14:05:23 +0800209 cmd_batch_end(cmd);
Chia-I Wu730e5362014-08-19 12:15:09 +0800210
Chia-I Wu343b1372014-08-20 16:39:20 +0800211 /* TODO we need a more "explicit" winsys */
Chia-I Wufdfb8ed2014-08-21 15:40:07 +0800212 for (i = 0; i < cmd->reloc_used; i++) {
Chia-I Wu343b1372014-08-20 16:39:20 +0800213 const struct intel_cmd_reloc *reloc = &cmd->relocs[i];
214 uint64_t presumed_offset;
215 int err;
216
Chia-I Wue24c3292014-08-21 14:05:23 +0800217 err = intel_bo_add_reloc(reloc->writer->bo,
218 sizeof(uint32_t) * reloc->pos, reloc->mem->bo, reloc->val,
219 reloc->read_domains, reloc->write_domain, &presumed_offset);
Chia-I Wu343b1372014-08-20 16:39:20 +0800220 if (err) {
221 cmd->result = XGL_ERROR_UNKNOWN;
222 break;
223 }
224
225 assert(presumed_offset == (uint64_t) (uint32_t) presumed_offset);
Chia-I Wue24c3292014-08-21 14:05:23 +0800226 cmd_writer_patch(cmd, reloc->writer, reloc->pos,
227 (uint32_t) presumed_offset);
Chia-I Wu343b1372014-08-20 16:39:20 +0800228 }
229
Chia-I Wu730e5362014-08-19 12:15:09 +0800230 cmd_unmap(cmd);
231
Chia-I Wu04966702014-08-20 15:05:03 +0800232 if (cmd->result != XGL_SUCCESS)
233 return cmd->result;
Chia-I Wue24c3292014-08-21 14:05:23 +0800234
235 if (intel_winsys_can_submit_bo(winsys, &cmd->batch.bo, 1))
Chia-I Wu730e5362014-08-19 12:15:09 +0800236 return XGL_SUCCESS;
237 else
238 return XGL_ERROR_TOO_MANY_MEMORY_REFERENCES;
239}
240
Chia-I Wu09142132014-08-11 15:42:55 +0800241XGL_RESULT XGLAPI intelCreateCommandBuffer(
242 XGL_DEVICE device,
243 const XGL_CMD_BUFFER_CREATE_INFO* pCreateInfo,
244 XGL_CMD_BUFFER* pCmdBuffer)
245{
Chia-I Wu730e5362014-08-19 12:15:09 +0800246 struct intel_dev *dev = intel_dev(device);
247
248 return intel_cmd_create(dev, pCreateInfo,
249 (struct intel_cmd **) pCmdBuffer);
Chia-I Wu09142132014-08-11 15:42:55 +0800250}
251
252XGL_RESULT XGLAPI intelBeginCommandBuffer(
253 XGL_CMD_BUFFER cmdBuffer,
254 XGL_FLAGS flags)
255{
Chia-I Wu730e5362014-08-19 12:15:09 +0800256 struct intel_cmd *cmd = intel_cmd(cmdBuffer);
257
258 return intel_cmd_begin(cmd, flags);
Chia-I Wu09142132014-08-11 15:42:55 +0800259}
260
261XGL_RESULT XGLAPI intelEndCommandBuffer(
262 XGL_CMD_BUFFER cmdBuffer)
263{
Chia-I Wu730e5362014-08-19 12:15:09 +0800264 struct intel_cmd *cmd = intel_cmd(cmdBuffer);
265
266 return intel_cmd_end(cmd);
Chia-I Wu09142132014-08-11 15:42:55 +0800267}
268
269XGL_RESULT XGLAPI intelResetCommandBuffer(
270 XGL_CMD_BUFFER cmdBuffer)
271{
Chia-I Wu730e5362014-08-19 12:15:09 +0800272 struct intel_cmd *cmd = intel_cmd(cmdBuffer);
273
274 cmd_reset(cmd);
275
276 return XGL_SUCCESS;
Chia-I Wu09142132014-08-11 15:42:55 +0800277}
278
Chia-I Wu09142132014-08-11 15:42:55 +0800279XGL_VOID XGLAPI intelCmdPrepareMemoryRegions(
280 XGL_CMD_BUFFER cmdBuffer,
281 XGL_UINT transitionCount,
282 const XGL_MEMORY_STATE_TRANSITION* pStateTransitions)
283{
284}
285
286XGL_VOID XGLAPI intelCmdPrepareImages(
287 XGL_CMD_BUFFER cmdBuffer,
288 XGL_UINT transitionCount,
289 const XGL_IMAGE_STATE_TRANSITION* pStateTransitions)
290{
291}
292
Chia-I Wu09142132014-08-11 15:42:55 +0800293XGL_VOID XGLAPI intelCmdCopyMemory(
294 XGL_CMD_BUFFER cmdBuffer,
295 XGL_GPU_MEMORY srcMem,
296 XGL_GPU_MEMORY destMem,
297 XGL_UINT regionCount,
298 const XGL_MEMORY_COPY* pRegions)
299{
300}
301
302XGL_VOID XGLAPI intelCmdCopyImage(
303 XGL_CMD_BUFFER cmdBuffer,
304 XGL_IMAGE srcImage,
305 XGL_IMAGE destImage,
306 XGL_UINT regionCount,
307 const XGL_IMAGE_COPY* pRegions)
308{
309}
310
311XGL_VOID XGLAPI intelCmdCopyMemoryToImage(
312 XGL_CMD_BUFFER cmdBuffer,
313 XGL_GPU_MEMORY srcMem,
314 XGL_IMAGE destImage,
315 XGL_UINT regionCount,
316 const XGL_MEMORY_IMAGE_COPY* pRegions)
317{
318}
319
320XGL_VOID XGLAPI intelCmdCopyImageToMemory(
321 XGL_CMD_BUFFER cmdBuffer,
322 XGL_IMAGE srcImage,
323 XGL_GPU_MEMORY destMem,
324 XGL_UINT regionCount,
325 const XGL_MEMORY_IMAGE_COPY* pRegions)
326{
327}
328
329XGL_VOID XGLAPI intelCmdCloneImageData(
330 XGL_CMD_BUFFER cmdBuffer,
331 XGL_IMAGE srcImage,
332 XGL_IMAGE_STATE srcImageState,
333 XGL_IMAGE destImage,
334 XGL_IMAGE_STATE destImageState)
335{
336}
337
338XGL_VOID XGLAPI intelCmdUpdateMemory(
339 XGL_CMD_BUFFER cmdBuffer,
340 XGL_GPU_MEMORY destMem,
341 XGL_GPU_SIZE destOffset,
342 XGL_GPU_SIZE dataSize,
343 const XGL_UINT32* pData)
344{
345}
346
347XGL_VOID XGLAPI intelCmdFillMemory(
348 XGL_CMD_BUFFER cmdBuffer,
349 XGL_GPU_MEMORY destMem,
350 XGL_GPU_SIZE destOffset,
351 XGL_GPU_SIZE fillSize,
352 XGL_UINT32 data)
353{
354}
355
356XGL_VOID XGLAPI intelCmdClearColorImage(
357 XGL_CMD_BUFFER cmdBuffer,
358 XGL_IMAGE image,
359 const XGL_FLOAT color[4],
360 XGL_UINT rangeCount,
361 const XGL_IMAGE_SUBRESOURCE_RANGE* pRanges)
362{
363}
364
365XGL_VOID XGLAPI intelCmdClearColorImageRaw(
366 XGL_CMD_BUFFER cmdBuffer,
367 XGL_IMAGE image,
368 const XGL_UINT32 color[4],
369 XGL_UINT rangeCount,
370 const XGL_IMAGE_SUBRESOURCE_RANGE* pRanges)
371{
372}
373
374XGL_VOID XGLAPI intelCmdClearDepthStencil(
375 XGL_CMD_BUFFER cmdBuffer,
376 XGL_IMAGE image,
377 XGL_FLOAT depth,
378 XGL_UINT32 stencil,
379 XGL_UINT rangeCount,
380 const XGL_IMAGE_SUBRESOURCE_RANGE* pRanges)
381{
382}
383
384XGL_VOID XGLAPI intelCmdResolveImage(
385 XGL_CMD_BUFFER cmdBuffer,
386 XGL_IMAGE srcImage,
387 XGL_IMAGE destImage,
388 XGL_UINT rectCount,
389 const XGL_IMAGE_RESOLVE* pRects)
390{
391}
392
393XGL_VOID XGLAPI intelCmdSetEvent(
394 XGL_CMD_BUFFER cmdBuffer,
395 XGL_EVENT event)
396{
397}
398
399XGL_VOID XGLAPI intelCmdResetEvent(
400 XGL_CMD_BUFFER cmdBuffer,
401 XGL_EVENT event)
402{
403}
404
405XGL_VOID XGLAPI intelCmdMemoryAtomic(
406 XGL_CMD_BUFFER cmdBuffer,
407 XGL_GPU_MEMORY destMem,
408 XGL_GPU_SIZE destOffset,
409 XGL_UINT64 srcData,
410 XGL_ATOMIC_OP atomicOp)
411{
412}
413
414XGL_VOID XGLAPI intelCmdBeginQuery(
415 XGL_CMD_BUFFER cmdBuffer,
416 XGL_QUERY_POOL queryPool,
417 XGL_UINT slot,
418 XGL_FLAGS flags)
419{
420}
421
422XGL_VOID XGLAPI intelCmdEndQuery(
423 XGL_CMD_BUFFER cmdBuffer,
424 XGL_QUERY_POOL queryPool,
425 XGL_UINT slot)
426{
427}
428
429XGL_VOID XGLAPI intelCmdResetQueryPool(
430 XGL_CMD_BUFFER cmdBuffer,
431 XGL_QUERY_POOL queryPool,
432 XGL_UINT startQuery,
433 XGL_UINT queryCount)
434{
435}
436
437XGL_VOID XGLAPI intelCmdWriteTimestamp(
438 XGL_CMD_BUFFER cmdBuffer,
439 XGL_TIMESTAMP_TYPE timestampType,
440 XGL_GPU_MEMORY destMem,
441 XGL_GPU_SIZE destOffset)
442{
443}
444
445XGL_VOID XGLAPI intelCmdInitAtomicCounters(
446 XGL_CMD_BUFFER cmdBuffer,
447 XGL_PIPELINE_BIND_POINT pipelineBindPoint,
448 XGL_UINT startCounter,
449 XGL_UINT counterCount,
450 const XGL_UINT32* pData)
451{
452}
453
454XGL_VOID XGLAPI intelCmdLoadAtomicCounters(
455 XGL_CMD_BUFFER cmdBuffer,
456 XGL_PIPELINE_BIND_POINT pipelineBindPoint,
457 XGL_UINT startCounter,
458 XGL_UINT counterCount,
459 XGL_GPU_MEMORY srcMem,
460 XGL_GPU_SIZE srcOffset)
461{
462}
463
464XGL_VOID XGLAPI intelCmdSaveAtomicCounters(
465 XGL_CMD_BUFFER cmdBuffer,
466 XGL_PIPELINE_BIND_POINT pipelineBindPoint,
467 XGL_UINT startCounter,
468 XGL_UINT counterCount,
469 XGL_GPU_MEMORY destMem,
470 XGL_GPU_SIZE destOffset)
471{
472}
473
474XGL_VOID XGLAPI intelCmdDbgMarkerBegin(
475 XGL_CMD_BUFFER cmdBuffer,
476 const XGL_CHAR* pMarker)
477{
478}
479
480XGL_VOID XGLAPI intelCmdDbgMarkerEnd(
481 XGL_CMD_BUFFER cmdBuffer)
482{
483}