blob: 85860e3c86e8d2551978abf7b6dfeb6aa9e6cee7 [file] [log] [blame]
Chia-I Wue09b5362014-08-07 09:25:14 +08001/*
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -06002 * Vulkan
Chia-I Wue09b5362014-08-07 09:25:14 +08003 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
Chia-I Wu44e42362014-09-02 08:32:09 +080023 *
24 * Authors:
25 * Chia-I Wu <olv@lunarg.com>
Chia-I Wue09b5362014-08-07 09:25:14 +080026 */
27
Chia-I Wu3ad3c542014-08-25 11:09:17 +080028#include "genhw/genhw.h"
Chia-I Wue09b5362014-08-07 09:25:14 +080029#include "kmd/winsys.h"
Chia-I Wu34f45182014-08-19 14:02:59 +080030#include "cmd.h"
Chia-I Wue09b5362014-08-07 09:25:14 +080031#include "dev.h"
Chia-I Wuc5438c22014-08-19 14:03:06 +080032#include "fence.h"
Chia-I Wue09b5362014-08-07 09:25:14 +080033#include "queue.h"
34
Chia-I Wu465fe212015-02-11 11:27:06 -070035static void queue_submit_hang(struct intel_queue *queue,
36 struct intel_cmd *cmd,
37 uint32_t active_lost,
38 uint32_t pending_lost)
39{
40 intel_cmd_decode(cmd, true);
41
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -060042 intel_dev_log(queue->dev, VK_DBG_REPORT_ERROR_BIT,
43 VK_NULL_HANDLE, 0, 0,
44 "GPU hanged with %d/%d active/pending command buffers lost",
45 active_lost, pending_lost);
Chia-I Wu465fe212015-02-11 11:27:06 -070046}
47
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060048static VkResult queue_submit_bo(struct intel_queue *queue,
Chia-I Wu94d2fba2014-08-25 11:38:08 +080049 struct intel_bo *bo,
Tony Barbour8205d902015-04-16 15:59:00 -060050 VkDeviceSize used)
Chia-I Wu94d2fba2014-08-25 11:38:08 +080051{
52 struct intel_winsys *winsys = queue->dev->winsys;
53 int err;
54
Chia-I Wu94d2fba2014-08-25 11:38:08 +080055 if (intel_debug & INTEL_DEBUG_NOHW)
56 err = 0;
57 else
58 err = intel_winsys_submit_bo(winsys, queue->ring, bo, used, 0);
59
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -060060 return (err) ? VK_ERROR_UNKNOWN : VK_SUCCESS;
Chia-I Wu94d2fba2014-08-25 11:38:08 +080061}
62
Chia-I Wuec841722014-08-25 22:36:01 +080063static struct intel_bo *queue_create_bo(struct intel_queue *queue,
Tony Barbour8205d902015-04-16 15:59:00 -060064 VkDeviceSize size,
Chia-I Wuec841722014-08-25 22:36:01 +080065 const void *cmd,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -060066 size_t cmd_len)
Chia-I Wu3ad3c542014-08-25 11:09:17 +080067{
Chia-I Wuec841722014-08-25 22:36:01 +080068 struct intel_bo *bo;
69 void *ptr;
70
Chia-I Wucb2dc0d2015-03-05 16:19:42 -070071 bo = intel_winsys_alloc_bo(queue->dev->winsys,
Chia-I Wu32a22462014-08-26 14:13:46 +080072 "queue bo", size, true);
Chia-I Wuec841722014-08-25 22:36:01 +080073 if (!bo)
74 return NULL;
75
76 if (!cmd_len)
77 return bo;
78
79 ptr = intel_bo_map(bo, true);
80 if (!ptr) {
Chia-I Wucb2dc0d2015-03-05 16:19:42 -070081 intel_bo_unref(bo);
Chia-I Wuec841722014-08-25 22:36:01 +080082 return NULL;
83 }
84
85 memcpy(ptr, cmd, cmd_len);
86 intel_bo_unmap(bo);
87
88 return bo;
89}
90
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060091static VkResult queue_select_pipeline(struct intel_queue *queue,
Chia-I Wuec841722014-08-25 22:36:01 +080092 int pipeline_select)
93{
94 uint32_t pipeline_select_cmd[] = {
Chia-I Wu426072d2014-08-26 14:31:55 +080095 GEN6_RENDER_CMD(SINGLE_DW, PIPELINE_SELECT),
96 GEN6_MI_CMD(MI_BATCH_BUFFER_END),
Chia-I Wuec841722014-08-25 22:36:01 +080097 };
98 struct intel_bo *bo;
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060099 VkResult ret;
Chia-I Wuec841722014-08-25 22:36:01 +0800100
101 if (queue->ring != INTEL_RING_RENDER ||
102 queue->last_pipeline_select == pipeline_select)
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600103 return VK_SUCCESS;
Chia-I Wuec841722014-08-25 22:36:01 +0800104
105 switch (pipeline_select) {
106 case GEN6_PIPELINE_SELECT_DW0_SELECT_3D:
107 bo = queue->select_graphics_bo;
108 break;
109 case GEN6_PIPELINE_SELECT_DW0_SELECT_MEDIA:
110 bo = queue->select_compute_bo;
111 break;
112 default:
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600113 return VK_ERROR_INVALID_VALUE;
Chia-I Wuec841722014-08-25 22:36:01 +0800114 break;
115 }
116
117 if (!bo) {
118 pipeline_select_cmd[0] |= pipeline_select;
119 bo = queue_create_bo(queue, sizeof(pipeline_select_cmd),
120 pipeline_select_cmd, sizeof(pipeline_select_cmd));
121 if (!bo)
Tony Barbour8205d902015-04-16 15:59:00 -0600122 return VK_ERROR_OUT_OF_DEVICE_MEMORY;
Chia-I Wuec841722014-08-25 22:36:01 +0800123
124 switch (pipeline_select) {
125 case GEN6_PIPELINE_SELECT_DW0_SELECT_3D:
126 queue->select_graphics_bo = bo;
127 break;
128 case GEN6_PIPELINE_SELECT_DW0_SELECT_MEDIA:
129 queue->select_compute_bo = bo;
130 break;
131 default:
132 break;
133 }
134 }
135
136 ret = queue_submit_bo(queue, bo, sizeof(pipeline_select_cmd));
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600137 if (ret == VK_SUCCESS)
Chia-I Wuec841722014-08-25 22:36:01 +0800138 queue->last_pipeline_select = pipeline_select;
139
140 return ret;
141}
142
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600143static VkResult queue_init_hw_and_atomic_bo(struct intel_queue *queue)
Chia-I Wuec841722014-08-25 22:36:01 +0800144{
145 const uint32_t ctx_init_cmd[] = {
Chia-I Wu63883292014-08-25 13:50:26 +0800146 /* STATE_SIP */
Chia-I Wu426072d2014-08-26 14:31:55 +0800147 GEN6_RENDER_CMD(COMMON, STATE_SIP),
Chia-I Wu63883292014-08-25 13:50:26 +0800148 0,
149 /* PIPELINE_SELECT */
Chia-I Wu426072d2014-08-26 14:31:55 +0800150 GEN6_RENDER_CMD(SINGLE_DW, PIPELINE_SELECT) |
Chia-I Wu63883292014-08-25 13:50:26 +0800151 GEN6_PIPELINE_SELECT_DW0_SELECT_3D,
152 /* 3DSTATE_VF_STATISTICS */
Chia-I Wu426072d2014-08-26 14:31:55 +0800153 GEN6_RENDER_CMD(SINGLE_DW, 3DSTATE_VF_STATISTICS),
Chia-I Wu63883292014-08-25 13:50:26 +0800154 /* end */
Chia-I Wu426072d2014-08-26 14:31:55 +0800155 GEN6_MI_CMD(MI_BATCH_BUFFER_END),
156 GEN6_MI_CMD(MI_NOOP),
Chia-I Wu63883292014-08-25 13:50:26 +0800157 };
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800158 struct intel_bo *bo;
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600159 VkResult ret;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800160
Chia-I Wuec841722014-08-25 22:36:01 +0800161 if (queue->ring != INTEL_RING_RENDER) {
162 queue->last_pipeline_select = -1;
163 queue->atomic_bo = queue_create_bo(queue,
164 sizeof(uint32_t) * INTEL_QUEUE_ATOMIC_COUNTER_COUNT,
165 NULL, 0);
Tony Barbour8205d902015-04-16 15:59:00 -0600166 return (queue->atomic_bo) ? VK_SUCCESS : VK_ERROR_OUT_OF_DEVICE_MEMORY;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800167 }
168
Chia-I Wuec841722014-08-25 22:36:01 +0800169 bo = queue_create_bo(queue,
170 sizeof(uint32_t) * INTEL_QUEUE_ATOMIC_COUNTER_COUNT,
171 ctx_init_cmd, sizeof(ctx_init_cmd));
172 if (!bo)
Tony Barbour8205d902015-04-16 15:59:00 -0600173 return VK_ERROR_OUT_OF_DEVICE_MEMORY;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800174
Chia-I Wuec841722014-08-25 22:36:01 +0800175 ret = queue_submit_bo(queue, bo, sizeof(ctx_init_cmd));
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600176 if (ret != VK_SUCCESS) {
Chia-I Wucb2dc0d2015-03-05 16:19:42 -0700177 intel_bo_unref(bo);
Chia-I Wuec841722014-08-25 22:36:01 +0800178 return ret;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800179 }
180
Chia-I Wuec841722014-08-25 22:36:01 +0800181 queue->last_pipeline_select = GEN6_PIPELINE_SELECT_DW0_SELECT_3D;
182 /* reuse */
183 queue->atomic_bo = bo;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800184
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600185 return VK_SUCCESS;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800186}
187
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600188static VkResult queue_submit_cmd_prepare(struct intel_queue *queue,
Chia-I Wude6f9a72015-02-17 14:11:29 -0700189 struct intel_cmd *cmd)
190{
Chia-I Wu513ae5b2015-07-01 19:04:59 +0800191 if (unlikely(cmd->result != VK_SUCCESS || !cmd->primary)) {
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600192 intel_dev_log(cmd->dev, VK_DBG_REPORT_ERROR_BIT,
193 &cmd->obj.base, 0, 0,
194 "invalid command buffer submitted");
Chia-I Wu513ae5b2015-07-01 19:04:59 +0800195 return (cmd->primary) ? cmd->result : VK_ERROR_UNKNOWN;
Chia-I Wude6f9a72015-02-17 14:11:29 -0700196 }
197
198 return queue_select_pipeline(queue, cmd->pipeline_select);
199}
200
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600201static VkResult queue_submit_cmd_debug(struct intel_queue *queue,
Chia-I Wude6f9a72015-02-17 14:11:29 -0700202 struct intel_cmd *cmd)
203{
204 uint32_t active[2], pending[2];
205 struct intel_bo *bo;
Tony Barbour8205d902015-04-16 15:59:00 -0600206 VkDeviceSize used;
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600207 VkResult ret;
Chia-I Wude6f9a72015-02-17 14:11:29 -0700208
209 ret = queue_submit_cmd_prepare(queue, cmd);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600210 if (ret != VK_SUCCESS)
Chia-I Wude6f9a72015-02-17 14:11:29 -0700211 return ret;
212
213 if (intel_debug & INTEL_DEBUG_HANG) {
Chia-I Wucb2dc0d2015-03-05 16:19:42 -0700214 intel_winsys_get_reset_stats(queue->dev->winsys,
Chia-I Wude6f9a72015-02-17 14:11:29 -0700215 &active[0], &pending[0]);
216 }
217
218 bo = intel_cmd_get_batch(cmd, &used);
219 ret = queue_submit_bo(queue, bo, used);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600220 if (ret != VK_SUCCESS)
Chia-I Wude6f9a72015-02-17 14:11:29 -0700221 return ret;
222
223 if (intel_debug & INTEL_DEBUG_HANG) {
224 intel_bo_wait(bo, -1);
Chia-I Wucb2dc0d2015-03-05 16:19:42 -0700225 intel_winsys_get_reset_stats(queue->dev->winsys,
Chia-I Wude6f9a72015-02-17 14:11:29 -0700226 &active[1], &pending[1]);
227
228 if (active[0] != active[1] || pending[0] != pending[1]) {
229 queue_submit_hang(queue, cmd, active[1] - active[0],
230 pending[1] - pending[0]);
231 }
232 }
233
234 if (intel_debug & INTEL_DEBUG_BATCH)
235 intel_cmd_decode(cmd, false);
236
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600237 return VK_SUCCESS;
Chia-I Wude6f9a72015-02-17 14:11:29 -0700238}
239
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600240static VkResult queue_submit_cmd(struct intel_queue *queue,
Chia-I Wude6f9a72015-02-17 14:11:29 -0700241 struct intel_cmd *cmd)
242{
243 struct intel_bo *bo;
Tony Barbour8205d902015-04-16 15:59:00 -0600244 VkDeviceSize used;
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600245 VkResult ret;
Chia-I Wude6f9a72015-02-17 14:11:29 -0700246
247 ret = queue_submit_cmd_prepare(queue, cmd);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600248 if (ret == VK_SUCCESS) {
Chia-I Wude6f9a72015-02-17 14:11:29 -0700249 bo = intel_cmd_get_batch(cmd, &used);
250 ret = queue_submit_bo(queue, bo, used);
251 }
252
253 return ret;
254}
255
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600256VkResult intel_queue_create(struct intel_dev *dev,
Chia-I Wucdcff732014-08-19 14:44:15 +0800257 enum intel_gpu_engine_type engine,
Chia-I Wu9ae59c12014-08-07 10:08:49 +0800258 struct intel_queue **queue_ret)
Chia-I Wue09b5362014-08-07 09:25:14 +0800259{
260 struct intel_queue *queue;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800261 enum intel_ring_type ring;
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600262 VkFenceCreateInfo fence_info;
263 VkResult ret;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800264
Chia-I Wucdcff732014-08-19 14:44:15 +0800265 switch (engine) {
266 case INTEL_GPU_ENGINE_3D:
Chia-I Wuc5438c22014-08-19 14:03:06 +0800267 ring = INTEL_RING_RENDER;
268 break;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800269 default:
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600270 return VK_ERROR_INVALID_VALUE;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800271 break;
272 }
Chia-I Wue09b5362014-08-07 09:25:14 +0800273
Chia-I Wu545c2e12015-02-22 13:19:54 +0800274 queue = (struct intel_queue *) intel_base_create(&dev->base.handle,
Courtney Goeltzenleuchter1c7c65d2015-06-10 17:39:03 -0600275 sizeof(*queue), dev->base.dbg, VK_OBJECT_TYPE_QUEUE, NULL, 0);
Chia-I Wue09b5362014-08-07 09:25:14 +0800276 if (!queue)
Tony Barbour8205d902015-04-16 15:59:00 -0600277 return VK_ERROR_OUT_OF_HOST_MEMORY;
Chia-I Wue09b5362014-08-07 09:25:14 +0800278
Chia-I Wue09b5362014-08-07 09:25:14 +0800279 queue->dev = dev;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800280 queue->ring = ring;
Chia-I Wue09b5362014-08-07 09:25:14 +0800281
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600282 if (queue_init_hw_and_atomic_bo(queue) != VK_SUCCESS) {
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800283 intel_queue_destroy(queue);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600284 return VK_ERROR_INITIALIZATION_FAILED;
Chia-I Wu3ad3c542014-08-25 11:09:17 +0800285 }
286
Chia-I Wub56f5df2015-04-04 20:21:10 +0800287 memset(&fence_info, 0, sizeof(fence_info));
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600288 fence_info.sType = VK_STRUCTURE_TYPE_FENCE_CREATE_INFO;
Chia-I Wub56f5df2015-04-04 20:21:10 +0800289 ret = intel_fence_create(dev, &fence_info, &queue->fence);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600290 if (ret != VK_SUCCESS) {
Chia-I Wub56f5df2015-04-04 20:21:10 +0800291 intel_queue_destroy(queue);
292 return ret;
293 }
294
Chia-I Wu9ae59c12014-08-07 10:08:49 +0800295 *queue_ret = queue;
296
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600297 return VK_SUCCESS;
Chia-I Wue09b5362014-08-07 09:25:14 +0800298}
299
300void intel_queue_destroy(struct intel_queue *queue)
301{
Chia-I Wub56f5df2015-04-04 20:21:10 +0800302 if (queue->fence)
303 intel_fence_destroy(queue->fence);
304
Chia-I Wucb2dc0d2015-03-05 16:19:42 -0700305 intel_bo_unref(queue->atomic_bo);
306 intel_bo_unref(queue->select_graphics_bo);
307 intel_bo_unref(queue->select_compute_bo);
Chia-I Wu046a7a92015-02-17 14:29:01 -0700308
Chia-I Wubbf2c932014-08-07 12:20:08 +0800309 intel_base_destroy(&queue->base);
Chia-I Wue09b5362014-08-07 09:25:14 +0800310}
311
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600312VkResult intel_queue_wait(struct intel_queue *queue, int64_t timeout)
Chia-I Wue09b5362014-08-07 09:25:14 +0800313{
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600314 /* return VK_SUCCESS instead of VK_ERROR_UNAVAILABLE */
Chia-I Wub56f5df2015-04-04 20:21:10 +0800315 if (!queue->fence->seqno_bo)
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600316 return VK_SUCCESS;
Chia-I Wue09b5362014-08-07 09:25:14 +0800317
Chia-I Wub56f5df2015-04-04 20:21:10 +0800318 return intel_fence_wait(queue->fence, timeout);
Chia-I Wue09b5362014-08-07 09:25:14 +0800319}
320
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600321ICD_EXPORT VkResult VKAPI vkQueueWaitIdle(
322 VkQueue queue_)
Chia-I Wue09b5362014-08-07 09:25:14 +0800323{
324 struct intel_queue *queue = intel_queue(queue_);
325
326 return intel_queue_wait(queue, -1);
327}
Chia-I Wu251e7d92014-08-19 13:35:42 +0800328
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600329ICD_EXPORT VkResult VKAPI vkQueueSubmit(
330 VkQueue queue_,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600331 uint32_t cmdBufferCount,
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600332 const VkCmdBuffer* pCmdBuffers,
333 VkFence fence_)
Chia-I Wu251e7d92014-08-19 13:35:42 +0800334{
Chia-I Wuc5438c22014-08-19 14:03:06 +0800335 struct intel_queue *queue = intel_queue(queue_);
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600336 VkResult ret = VK_SUCCESS;
Chia-I Wude6f9a72015-02-17 14:11:29 -0700337 struct intel_cmd *last_cmd;
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600338 uint32_t i;
Chia-I Wuc5438c22014-08-19 14:03:06 +0800339
Chia-I Wude6f9a72015-02-17 14:11:29 -0700340 if (unlikely(intel_debug)) {
341 for (i = 0; i < cmdBufferCount; i++) {
342 struct intel_cmd *cmd = intel_cmd(pCmdBuffers[i]);
343 ret = queue_submit_cmd_debug(queue, cmd);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600344 if (ret != VK_SUCCESS)
Chia-I Wude6f9a72015-02-17 14:11:29 -0700345 break;
346 }
347 } else {
348 for (i = 0; i < cmdBufferCount; i++) {
349 struct intel_cmd *cmd = intel_cmd(pCmdBuffers[i]);
350 ret = queue_submit_cmd(queue, cmd);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600351 if (ret != VK_SUCCESS)
Chia-I Wude6f9a72015-02-17 14:11:29 -0700352 break;
353 }
354 }
355
356 /* no cmd submitted */
357 if (i == 0)
358 return ret;
359
360 last_cmd = intel_cmd(pCmdBuffers[i - 1]);
361
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600362 if (ret == VK_SUCCESS) {
Chia-I Wub56f5df2015-04-04 20:21:10 +0800363 intel_fence_set_seqno(queue->fence,
Chia-I Wu7b68c502015-04-17 01:37:21 +0800364 intel_cmd_get_batch(last_cmd, NULL));
Chia-I Wude6f9a72015-02-17 14:11:29 -0700365
Tony Barbourde4124d2015-07-03 10:33:54 -0600366 if (fence_.handle != VK_NULL_HANDLE) {
Chia-I Wude6f9a72015-02-17 14:11:29 -0700367 struct intel_fence *fence = intel_fence(fence_);
Chia-I Wub56f5df2015-04-04 20:21:10 +0800368 intel_fence_copy(fence, queue->fence);
Chia-I Wude6f9a72015-02-17 14:11:29 -0700369 }
370 } else {
371 struct intel_bo *last_bo;
372
373 /* unbusy submitted BOs */
374 last_bo = intel_cmd_get_batch(last_cmd, NULL);
375 intel_bo_wait(last_bo, -1);
376 }
Chia-I Wuc5438c22014-08-19 14:03:06 +0800377
378 return ret;
Chia-I Wu251e7d92014-08-19 13:35:42 +0800379}
380
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600381ICD_EXPORT VkResult VKAPI vkCreateSemaphore(
382 VkDevice device,
383 const VkSemaphoreCreateInfo* pCreateInfo,
384 VkSemaphore* pSemaphore)
Chia-I Wu251e7d92014-08-19 13:35:42 +0800385{
Ian Elliott4f299362015-07-06 14:45:11 -0600386 // TODO: fully support semaphores (mean time, simply fake it):
387 pSemaphore->handle = 1;
388
Chia-I Wu251e7d92014-08-19 13:35:42 +0800389 /*
390 * We want to find an unused semaphore register and initialize it. Signal
391 * will increment the register. Wait will atomically decrement it and
392 * block if the value is zero, or a large constant N if we do not want to
393 * go negative.
394 *
395 * XXX However, MI_SEMAPHORE_MBOX does not seem to have the flexibility.
396 */
Ian Elliott4f299362015-07-06 14:45:11 -0600397 return VK_SUCCESS;
Chia-I Wu251e7d92014-08-19 13:35:42 +0800398}
399
Tony Barbourde4124d2015-07-03 10:33:54 -0600400ICD_EXPORT VkResult VKAPI vkDestroySemaphore(
401 VkDevice device,
402 VkSemaphore semaphore)
403
404 {
405 return VK_SUCCESS;
406 }
407
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600408ICD_EXPORT VkResult VKAPI vkQueueSignalSemaphore(
409 VkQueue queue,
410 VkSemaphore semaphore)
Chia-I Wu251e7d92014-08-19 13:35:42 +0800411{
Ian Elliott4f299362015-07-06 14:45:11 -0600412 return VK_SUCCESS;
Chia-I Wu251e7d92014-08-19 13:35:42 +0800413}
414
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600415ICD_EXPORT VkResult VKAPI vkQueueWaitSemaphore(
416 VkQueue queue,
417 VkSemaphore semaphore)
Chia-I Wu251e7d92014-08-19 13:35:42 +0800418{
Ian Elliott4f299362015-07-06 14:45:11 -0600419 return VK_SUCCESS;
Chia-I Wu251e7d92014-08-19 13:35:42 +0800420}