blob: 431d21d194d580555159d593b5526aad363d7535 [file] [log] [blame]
Chia-I Wu214dac62014-08-05 11:07:40 +08001/*
2 * XGL
3 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
Chia-I Wu44e42362014-09-02 08:32:09 +080023 *
24 * Authors:
25 * Chia-I Wu <olv@lunarg.com>
Chia-I Wu214dac62014-08-05 11:07:40 +080026 */
27
28#ifndef GPU_H
29#define GPU_H
30
31#include "intel.h"
32
Chia-I Wu9269d1c2014-08-16 12:47:47 +080033#define INTEL_GPU_ASSERT(gpu, min_gen, max_gen) \
34 assert(intel_gpu_gen(gpu) >= INTEL_GEN(min_gen) && \
35 intel_gpu_gen(gpu) <= INTEL_GEN(max_gen))
36
Chia-I Wu1db76e02014-09-15 14:21:14 +080037enum intel_ext_type {
38 INTEL_EXT_WSI_X11,
39
40 INTEL_EXT_COUNT,
41 INTEL_EXT_INVALID = INTEL_EXT_COUNT,
42};
43
Chia-I Wu214dac62014-08-05 11:07:40 +080044enum intel_gpu_engine_type {
45 /* TODO BLT support */
46 INTEL_GPU_ENGINE_3D,
47
48 INTEL_GPU_ENGINE_COUNT
49};
50
Chia-I Wud71ff552015-02-20 12:50:12 -070051struct intel_instance;
Chia-I Wud8965932014-10-13 13:32:37 +080052struct intel_winsys;
Chia-I Wu1db76e02014-09-15 14:21:14 +080053
Chia-I Wu214dac62014-08-05 11:07:40 +080054/*
55 * intel_gpu is the only object that does not inherit from intel_base.
56 */
57struct intel_gpu {
Chia-I Wu924c1fc2015-01-19 11:14:00 +080058 struct intel_handle handle;
Chia-I Wu214dac62014-08-05 11:07:40 +080059
60 struct intel_gpu *next;
61
62 int devid; /* PCI device ID */
Chia-I Wuf07865e2014-09-15 13:52:21 +080063 char *primary_node; /* path to the primary node */
64 char *render_node; /* path to the render node */
65 int gen_opaque; /* always read this with intel_gpu_gen() */
Chia-I Wu960f1952014-08-28 23:27:10 +080066 int gt;
Chia-I Wu214dac62014-08-05 11:07:40 +080067
Chia-I Wubd657942014-08-21 14:37:35 +080068 XGL_GPU_SIZE max_batch_buffer_size;
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -060069 uint32_t batch_buffer_reloc_count;
Chia-I Wu214dac62014-08-05 11:07:40 +080070
71 /*
Chia-I Wuf07865e2014-09-15 13:52:21 +080072 * The enabled hardware features could be limited by the kernel. These
73 * mutable fds allows us to talk to the kernel before the device is
74 * created.
Chia-I Wu214dac62014-08-05 11:07:40 +080075 */
Chia-I Wuf07865e2014-09-15 13:52:21 +080076 int primary_fd_internal;
77 int render_fd_internal;
Chia-I Wu214dac62014-08-05 11:07:40 +080078
Chia-I Wud8965932014-10-13 13:32:37 +080079 struct intel_winsys *winsys;
Chia-I Wu41858c82015-04-04 16:39:25 +080080
81 void *wsi_data;
Chia-I Wu214dac62014-08-05 11:07:40 +080082};
83
84static inline struct intel_gpu *intel_gpu(XGL_PHYSICAL_GPU gpu)
85{
86 return (struct intel_gpu *) gpu;
87}
88
89static inline int intel_gpu_gen(const struct intel_gpu *gpu)
90{
91#ifdef INTEL_GEN_SPECIALIZED
92 return INTEL_GEN(INTEL_GEN_SPECIALIZED);
93#else
94 return gpu->gen_opaque;
95#endif
96}
97
Chia-I Wud71ff552015-02-20 12:50:12 -070098XGL_RESULT intel_gpu_create(const struct intel_instance *instance, int devid,
99 const char *primary_node, const char *render_node,
100 struct intel_gpu **gpu_ret);
101void intel_gpu_destroy(struct intel_gpu *gpu);
Chia-I Wu214dac62014-08-05 11:07:40 +0800102
103void intel_gpu_get_props(const struct intel_gpu *gpu,
104 XGL_PHYSICAL_GPU_PROPERTIES *props);
105void intel_gpu_get_perf(const struct intel_gpu *gpu,
106 XGL_PHYSICAL_GPU_PERFORMANCE *perf);
107void intel_gpu_get_queue_props(const struct intel_gpu *gpu,
108 enum intel_gpu_engine_type engine,
109 XGL_PHYSICAL_GPU_QUEUE_PROPERTIES *props);
110void intel_gpu_get_memory_props(const struct intel_gpu *gpu,
111 XGL_PHYSICAL_GPU_MEMORY_PROPERTIES *props);
112
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800113int intel_gpu_get_max_threads(const struct intel_gpu *gpu,
114 XGL_PIPELINE_SHADER_STAGE stage);
115
Chia-I Wu41858c82015-04-04 16:39:25 +0800116int intel_gpu_get_primary_fd(struct intel_gpu *gpu);
117
118XGL_RESULT intel_gpu_init_winsys(struct intel_gpu *gpu);
119void intel_gpu_cleanup_winsys(struct intel_gpu *gpu);
Chia-I Wu214dac62014-08-05 11:07:40 +0800120
Chia-I Wu1db76e02014-09-15 14:21:14 +0800121enum intel_ext_type intel_gpu_lookup_extension(const struct intel_gpu *gpu,
122 const char *ext);
Chia-I Wu214dac62014-08-05 11:07:40 +0800123
Chia-I Wu214dac62014-08-05 11:07:40 +0800124#endif /* GPU_H */