blob: 0c60e59470f4c112fdb3c35b6976f2090f1e4fce [file] [log] [blame]
Chia-I Wue09b5362014-08-07 09:25:14 +08001/*
2 * XGL
3 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 */
24
25#ifndef QUEUE_H
26#define QUEUE_H
27
Chia-I Wuc5438c22014-08-19 14:03:06 +080028#include "kmd/winsys.h"
Chia-I Wue09b5362014-08-07 09:25:14 +080029#include "intel.h"
Chia-I Wucdcff732014-08-19 14:44:15 +080030#include "gpu.h"
Chia-I Wue09b5362014-08-07 09:25:14 +080031#include "obj.h"
32
Chia-I Wu34f45182014-08-19 14:02:59 +080033struct intel_cmd;
Chia-I Wue09b5362014-08-07 09:25:14 +080034struct intel_dev;
35
36struct intel_queue {
37 struct intel_base base;
38
39 struct intel_dev *dev;
Chia-I Wuc5438c22014-08-19 14:03:06 +080040 enum intel_ring_type ring;
Chia-I Wu34f45182014-08-19 14:02:59 +080041
42 struct intel_cmd *last_submitted_cmd;
Chia-I Wue09b5362014-08-07 09:25:14 +080043};
44
45static inline struct intel_queue *intel_queue(XGL_QUEUE queue)
46{
47 return (struct intel_queue *) queue;
48}
49
Chia-I Wu9ae59c12014-08-07 10:08:49 +080050XGL_RESULT intel_queue_create(struct intel_dev *dev,
Chia-I Wucdcff732014-08-19 14:44:15 +080051 enum intel_gpu_engine_type engine,
Chia-I Wu9ae59c12014-08-07 10:08:49 +080052 struct intel_queue **queue_ret);
Chia-I Wue09b5362014-08-07 09:25:14 +080053void intel_queue_destroy(struct intel_queue *queue);
54
55XGL_RESULT intel_queue_wait(struct intel_queue *queue, int64_t timeout);
56
Chia-I Wuc5438c22014-08-19 14:03:06 +080057XGL_RESULT intel_queue_submit(struct intel_queue *queue,
58 struct intel_cmd *cmd);
59
Chia-I Wue09b5362014-08-07 09:25:14 +080060XGL_RESULT XGLAPI intelQueueSetGlobalMemReferences(
61 XGL_QUEUE queue,
62 XGL_UINT memRefCount,
63 const XGL_MEMORY_REF* pMemRefs);
64
65XGL_RESULT XGLAPI intelQueueWaitIdle(
66 XGL_QUEUE queue);
67
Chia-I Wu251e7d92014-08-19 13:35:42 +080068XGL_RESULT XGLAPI intelQueueSubmit(
69 XGL_QUEUE queue,
70 XGL_UINT cmdBufferCount,
71 const XGL_CMD_BUFFER* pCmdBuffers,
72 XGL_UINT memRefCount,
73 const XGL_MEMORY_REF* pMemRefs,
74 XGL_FENCE fence);
75
76XGL_RESULT XGLAPI intelOpenSharedQueueSemaphore(
77 XGL_DEVICE device,
78 const XGL_QUEUE_SEMAPHORE_OPEN_INFO* pOpenInfo,
79 XGL_QUEUE_SEMAPHORE* pSemaphore);
80
81XGL_RESULT XGLAPI intelCreateQueueSemaphore(
82 XGL_DEVICE device,
83 const XGL_QUEUE_SEMAPHORE_CREATE_INFO* pCreateInfo,
84 XGL_QUEUE_SEMAPHORE* pSemaphore);
85
86XGL_RESULT XGLAPI intelSignalQueueSemaphore(
87 XGL_QUEUE queue,
88 XGL_QUEUE_SEMAPHORE semaphore);
89
90XGL_RESULT XGLAPI intelWaitQueueSemaphore(
91 XGL_QUEUE queue,
92 XGL_QUEUE_SEMAPHORE semaphore);
93
Chia-I Wue09b5362014-08-07 09:25:14 +080094#endif /* QUEUE_H */