Gitiles
Code Review Sign In
gerrit-public.fairphone.software / platform / vendor / qcom-opensource / wlan / qca-wifi-host-cmn / aed67e197cb0f4a9080a166cbdbbef6f9ac1c175 / . / wlan_cfg / cfg_dp.h
blob: 0a4e0d8c4a403b6f190ee4ba3e60004a32e09615 [file] [log] [blame]
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]1/*
Karunakar Dasineni1f1acf52018-12-27 09:27:46 -0800[diff] [blame]2 * Copyright (c) 2018-2019 The Linux Foundation. All rights reserved.
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]3 *
4 * Permission to use, copy, modify, and/or distribute this software for
5 * any purpose with or without fee is hereby granted, provided that the
6 * above copyright notice and this permission notice appear in all
7 * copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
10 * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
11 * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
12 * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
13 * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
14 * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
15 * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
16 * PERFORMANCE OF THIS SOFTWARE.
17 */
18
19/**
20 * DOC: This file contains definitions of Data Path configuration.
21 */
22
23#ifndef _CFG_DP_H_
24#define _CFG_DP_H_
25
26#include "cfg_define.h"
27
28#define WLAN_CFG_MAX_CLIENTS 64
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]29#define WLAN_CFG_MAX_CLIENTS_MIN 8
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]30#define WLAN_CFG_MAX_CLIENTS_MAX 64
31
32/* Change this to a lower value to enforce scattered idle list mode */
33#define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
sumedh baikady3c05f972019-04-18 15:30:30 -0700[diff] [blame]34#define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]35#define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
36
37#define WLAN_CFG_NUM_TCL_DATA_RINGS 3
38#define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 3
39#define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX 3
40
hangtian04f0ad42019-06-07 11:04:02 +0800[diff] [blame]41#if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
42 defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]43#define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
44#define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]45#else
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]46#define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
47#define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]48#endif
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]49
50#define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
51#define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
52
Vevek Venkatesan4a6c3e82019-06-24 14:29:19 +0530[diff] [blame]53#if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]54#define WLAN_CFG_PER_PDEV_RX_RING 0
55#define WLAN_CFG_PER_PDEV_LMAC_RING 0
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]56#define WLAN_LRO_ENABLE 0
Venkata Sharath Chandra Manchala8d583a82019-04-21 12:32:24 -0700[diff] [blame]57#define WLAN_CFG_MAC_PER_TARGET 2
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]58#ifdef IPA_OFFLOAD
Mohit Khanna81179cb2018-08-16 20:50:43 -0700[diff] [blame]59/* Size of TCL TX Ring */
60#define WLAN_CFG_TX_RING_SIZE 1024
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]61#define WLAN_CFG_PER_PDEV_TX_RING 0
62#define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
63#define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
64#define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]65#else
66#define WLAN_CFG_TX_RING_SIZE 512
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]67#define WLAN_CFG_PER_PDEV_TX_RING 1
68#define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
69#define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
70#define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]71#endif
72#define WLAN_CFG_TX_COMP_RING_SIZE 1024
73
74/* Tx Descriptor and Tx Extension Descriptor pool sizes */
75#define WLAN_CFG_NUM_TX_DESC 1024
76#define WLAN_CFG_NUM_TX_EXT_DESC 1024
77
78/* Interrupt Mitigation - Batch threshold in terms of number of frames */
79#define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
80#define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
81#define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
82
83/* Interrupt Mitigation - Timer threshold in us */
84#define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
85#define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
86#define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]87#endif
88
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]89#define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
90#define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 256
91
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]92#define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
93#define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
94
95#define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
96#define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
97
98#define WLAN_CFG_TX_RING_SIZE_MIN 512
99#define WLAN_CFG_TX_RING_SIZE_MAX 2048
100
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]101#define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]102#define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
103
104#define WLAN_CFG_NUM_TX_DESC_MIN 1024
Shashikala Prabhu550e69c2019-03-13 17:41:17 +0530[diff] [blame]105#define WLAN_CFG_NUM_TX_DESC_MAX 32768
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]106
107#define WLAN_CFG_NUM_TX_EXT_DESC_MIN 1024
108#define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
109
110#define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
111#define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
112
113#define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 1
114#define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
115
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]116#define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
117#define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
118
119#define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
120#define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
121
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]122#define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
123#define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
124
125#define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
126#define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 100
127
128#define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
129#define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
130
131#define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
132#define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
133
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]134#define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
135#define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 500
136
137#define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
138#define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
139
Aniruddha Paul7d991b32018-09-03 17:40:00 +0530[diff] [blame]140#define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
141#define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
Aniruddha Paul1b267242019-03-15 12:01:06 +0530[diff] [blame]142#define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]143
144#ifdef QCA_LL_TX_FLOW_CONTROL_V2
145
146/* Per vdev pools */
147#define WLAN_CFG_NUM_TX_DESC_POOL 3
148#define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
149
150#else /* QCA_LL_TX_FLOW_CONTROL_V2 */
151
152#ifdef TX_PER_PDEV_DESC_POOL
153#define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
154#define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
155
156#else /* TX_PER_PDEV_DESC_POOL */
157
158#define WLAN_CFG_NUM_TX_DESC_POOL 3
159#define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
160
161#endif /* TX_PER_PDEV_DESC_POOL */
162#endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
163
164#define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
165#define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
166
167#define WLAN_CFG_HTT_PKT_TYPE 2
168#define WLAN_CFG_HTT_PKT_TYPE_MIN 2
169#define WLAN_CFG_HTT_PKT_TYPE_MAX 2
170
171#define WLAN_CFG_MAX_PEER_ID 64
172#define WLAN_CFG_MAX_PEER_ID_MIN 64
173#define WLAN_CFG_MAX_PEER_ID_MAX 64
174
175#define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
176#define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
177#define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
178
179#define WLAN_CFG_NUM_TCL_DATA_RINGS 3
180#define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 3
181#define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX 3
182
183#define WLAN_CFG_NUM_REO_DEST_RING 4
184#define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
185#define WLAN_CFG_NUM_REO_DEST_RING_MAX 4
186
187#define WLAN_CFG_WBM_RELEASE_RING_SIZE 64
188#define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
189#define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 64
190
191#define WLAN_CFG_TCL_CMD_RING_SIZE 32
192#define WLAN_CFG_TCL_CMD_RING_SIZE_MIN 32
193#define WLAN_CFG_TCL_CMD_RING_SIZE_MAX 32
194
195#define WLAN_CFG_TCL_STATUS_RING_SIZE 32
196#define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
197#define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
198
199#if defined(QCA_WIFI_QCA6290)
200#define WLAN_CFG_REO_DST_RING_SIZE 1024
201#else
202#define WLAN_CFG_REO_DST_RING_SIZE 2048
203#endif
204
205#define WLAN_CFG_REO_DST_RING_SIZE_MIN 1024
206#define WLAN_CFG_REO_DST_RING_SIZE_MAX 2048
207
208#define WLAN_CFG_REO_REINJECT_RING_SIZE 32
209#define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
210#define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 32
211
212#define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]213#define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
Tallapragada Kalyan0ef58ee2019-03-29 17:18:47 +0530[diff] [blame]214#if defined(QCA_WIFI_QCA6390)
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]215#define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
Tallapragada Kalyan0ef58ee2019-03-29 17:18:47 +0530[diff] [blame]216#else
217#define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 8192
218#endif
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]219
220#define WLAN_CFG_REO_EXCEPTION_RING_SIZE 128
221#define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
222#define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 128
223
Karunakar Dasineni26ebbe42018-05-31 07:59:10 -0700[diff] [blame]224#define WLAN_CFG_REO_CMD_RING_SIZE 128
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]225#define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
Karunakar Dasineni26ebbe42018-05-31 07:59:10 -0700[diff] [blame]226#define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]227
Karunakar Dasineni26ebbe42018-05-31 07:59:10 -0700[diff] [blame]228#define WLAN_CFG_REO_STATUS_RING_SIZE 256
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]229#define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
Karunakar Dasineni1f1acf52018-12-27 09:27:46 -0800[diff] [blame]230#define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]231
232#define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
233#define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
234#define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 1024
235
236#define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]237#define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]238#define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 4096
239
Prathyusha Guduri36ce8172019-07-19 19:43:39 +0530[diff] [blame]240#define WLAN_CFG_TX_DESC_LIMIT_0 0
241#define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
242#define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
243
244#define WLAN_CFG_TX_DESC_LIMIT_1 0
245#define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
246#define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
247
248#define WLAN_CFG_TX_DESC_LIMIT_2 0
249#define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
250#define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
251
Prathyusha Guduriaed67e12019-07-21 23:55:52 +0530[diff] [blame^]252#define WLAN_CFG_TX_DEVICE_LIMIT 65536
253#define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
254#define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
255
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]256#define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]257#define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
Kai Chen692850b2018-12-05 15:06:07 -0800[diff] [blame]258#define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]259
260#define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]261#define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
Kai Chen692850b2018-12-05 15:06:07 -0800[diff] [blame]262#define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]263
264#define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
Pratik Gandhi4cce3e02018-09-05 19:43:11 +0530[diff] [blame]265#define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
Kai Chen692850b2018-12-05 15:06:07 -0800[diff] [blame]266#define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]267
268#define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
269#define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
Kai Chen692850b2018-12-05 15:06:07 -0800[diff] [blame]270#define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]271
272#define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
273#define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
Karunakar Dasineni79768452018-09-07 11:32:34 -0700[diff] [blame]274#define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]275
276/* DP INI Declerations */
277#define CFG_DP_HTT_PACKET_TYPE \
278 CFG_INI_UINT("dp_htt_packet_type", \
279 WLAN_CFG_HTT_PKT_TYPE_MIN, \
280 WLAN_CFG_HTT_PKT_TYPE_MAX, \
281 WLAN_CFG_HTT_PKT_TYPE, \
282 CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
283
284#define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
285 CFG_INI_UINT("dp_int_batch_threshold_other", \
Karunakar Dasineni2b7628c2018-10-23 22:59:37 -0700[diff] [blame]286 WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
287 WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
288 WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]289 CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]290
291#define CFG_DP_INT_BATCH_THRESHOLD_RX \
292 CFG_INI_UINT("dp_int_batch_threshold_rx", \
293 WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
294 WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
295 WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]296 CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]297
298#define CFG_DP_INT_BATCH_THRESHOLD_TX \
299 CFG_INI_UINT("dp_int_batch_threshold_tx", \
300 WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
301 WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
302 WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
303 CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
304
305#define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
306 CFG_INI_UINT("dp_int_timer_threshold_other", \
307 WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
308 WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
309 WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
310 CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
311
312#define CFG_DP_INT_TIMER_THRESHOLD_RX \
313 CFG_INI_UINT("dp_int_timer_threshold_rx", \
314 WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
315 WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
316 WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
317 CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
318
Venkata Sharath Chandra Manchalacb6d0c02019-05-16 17:33:18 -0700[diff] [blame]319#define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
320 CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
321 WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
322 WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
323 WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
324 CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
325
326#define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
327 CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
328 WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
329 WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
330 WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
331 CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
332
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]333#define CFG_DP_INT_TIMER_THRESHOLD_TX \
334 CFG_INI_UINT("dp_int_timer_threshold_tx", \
335 WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
336 WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
337 WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
338 CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
339
340#define CFG_DP_MAX_ALLOC_SIZE \
341 CFG_INI_UINT("dp_max_alloc_size", \
342 WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
343 WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
344 WLAN_CFG_MAX_ALLOC_SIZE, \
345 CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
346
347#define CFG_DP_MAX_CLIENTS \
348 CFG_INI_UINT("dp_max_clients", \
349 WLAN_CFG_MAX_CLIENTS_MIN, \
350 WLAN_CFG_MAX_CLIENTS_MAX, \
351 WLAN_CFG_MAX_CLIENTS, \
352 CFG_VALUE_OR_DEFAULT, "DP Max Clients")
353
354#define CFG_DP_MAX_PEER_ID \
355 CFG_INI_UINT("dp_max_peer_id", \
356 WLAN_CFG_MAX_PEER_ID_MIN, \
357 WLAN_CFG_MAX_PEER_ID_MAX, \
358 WLAN_CFG_MAX_PEER_ID, \
359 CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
360
361#define CFG_DP_REO_DEST_RINGS \
362 CFG_INI_UINT("dp_reo_dest_rings", \
363 WLAN_CFG_NUM_REO_DEST_RING_MIN, \
364 WLAN_CFG_NUM_REO_DEST_RING_MAX, \
365 WLAN_CFG_NUM_REO_DEST_RING, \
366 CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
367
368#define CFG_DP_TCL_DATA_RINGS \
369 CFG_INI_UINT("dp_tcl_data_rings", \
370 WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
371 WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
372 WLAN_CFG_NUM_TCL_DATA_RINGS, \
373 CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
374
375#define CFG_DP_TX_DESC \
376 CFG_INI_UINT("dp_tx_desc", \
377 WLAN_CFG_NUM_TX_DESC_MIN, \
378 WLAN_CFG_NUM_TX_DESC_MAX, \
379 WLAN_CFG_NUM_TX_DESC, \
380 CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
381
382#define CFG_DP_TX_EXT_DESC \
383 CFG_INI_UINT("dp_tx_ext_desc", \
384 WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
385 WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
386 WLAN_CFG_NUM_TX_EXT_DESC, \
387 CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
388
389#define CFG_DP_TX_EXT_DESC_POOLS \
390 CFG_INI_UINT("dp_tx_ext_desc_pool", \
391 WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
392 WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
393 WLAN_CFG_NUM_TXEXT_DESC_POOL, \
394 CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
395
396#define CFG_DP_PDEV_RX_RING \
397 CFG_INI_UINT("dp_pdev_rx_ring", \
398 WLAN_CFG_PER_PDEV_RX_RING_MIN, \
399 WLAN_CFG_PER_PDEV_RX_RING_MAX, \
400 WLAN_CFG_PER_PDEV_RX_RING, \
401 CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
402
403#define CFG_DP_PDEV_TX_RING \
404 CFG_INI_UINT("dp_pdev_tx_ring", \
405 WLAN_CFG_PER_PDEV_TX_RING_MIN, \
406 WLAN_CFG_PER_PDEV_TX_RING_MAX, \
407 WLAN_CFG_PER_PDEV_TX_RING, \
408 CFG_VALUE_OR_DEFAULT, \
409 "DP PDEV Tx Ring")
410
411#define CFG_DP_RX_DEFRAG_TIMEOUT \
412 CFG_INI_UINT("dp_rx_defrag_timeout", \
413 WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
414 WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
415 WLAN_CFG_RX_DEFRAG_TIMEOUT, \
416 CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
417
418#define CFG_DP_TX_COMPL_RING_SIZE \
419 CFG_INI_UINT("dp_tx_compl_ring_size", \
420 WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
421 WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
422 WLAN_CFG_TX_COMP_RING_SIZE, \
423 CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
424
425#define CFG_DP_TX_RING_SIZE \
426 CFG_INI_UINT("dp_tx_ring_size", \
427 WLAN_CFG_TX_RING_SIZE_MIN,\
428 WLAN_CFG_TX_RING_SIZE_MAX,\
429 WLAN_CFG_TX_RING_SIZE,\
430 CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
431
432#define CFG_DP_NSS_COMP_RING_SIZE \
433 CFG_INI_UINT("dp_nss_comp_ring_size", \
434 WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
435 WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
436 WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
437 CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
438
439#define CFG_DP_PDEV_LMAC_RING \
440 CFG_INI_UINT("dp_pdev_lmac_ring", \
441 WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
442 WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
443 WLAN_CFG_PER_PDEV_LMAC_RING, \
444 CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
445
446#define CFG_DP_BASE_HW_MAC_ID \
447 CFG_INI_UINT("dp_base_hw_macid", \
448 0, 1, 1, \
449 CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
450
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]451#define CFG_DP_RX_HASH \
452 CFG_INI_BOOL("dp_rx_hash", true, \
453 "DP Rx Hash")
454
455#define CFG_DP_TSO \
456 CFG_INI_BOOL("TSOEnable", false, \
457 "DP TSO Enabled")
458
Akshay Kosigia4f6e172018-09-03 21:42:27 +0530[diff] [blame]459#define CFG_DP_LRO \
460 CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
461 "DP LRO Enable")
462
463#define CFG_DP_SG \
464 CFG_INI_BOOL("dp_sg_support", false, \
465 "DP SG Enable")
466
467#define CFG_DP_GRO \
468 CFG_INI_BOOL("GROEnable", false, \
469 "DP GRO Enable")
470
471#define CFG_DP_OL_TX_CSUM \
472 CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
473 "DP tx csum Enable")
474
475#define CFG_DP_OL_RX_CSUM \
476 CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
477 "DP rx csum Enable")
478
479#define CFG_DP_RAWMODE \
480 CFG_INI_BOOL("dp_rawmode_support", false, \
481 "DP rawmode Enable")
482
483#define CFG_DP_PEER_FLOW_CTRL \
484 CFG_INI_BOOL("dp_peer_flow_control_support", false, \
485 "DP peer flow ctrl Enable")
486
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]487#define CFG_DP_NAPI \
Vivek7047d0d2019-07-09 19:30:40 +0530[diff] [blame]488 CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]489 "DP Napi Enabled")
490
491#define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]492 CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]493 "DP TCP UDP Checksum Offload")
494
495#define CFG_DP_DEFRAG_TIMEOUT_CHECK \
496 CFG_INI_BOOL("dp_defrag_timeout_check", true, \
497 "DP Defrag Timeout Check")
498
499#define CFG_DP_WBM_RELEASE_RING \
500 CFG_INI_UINT("dp_wbm_release_ring", \
501 WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
502 WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
503 WLAN_CFG_WBM_RELEASE_RING_SIZE, \
504 CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
505
506#define CFG_DP_TCL_CMD_RING \
507 CFG_INI_UINT("dp_tcl_cmd_ring", \
508 WLAN_CFG_TCL_CMD_RING_SIZE_MIN, \
509 WLAN_CFG_TCL_CMD_RING_SIZE_MAX, \
510 WLAN_CFG_TCL_CMD_RING_SIZE, \
511 CFG_VALUE_OR_DEFAULT, "DP TCL command ring")
512
513#define CFG_DP_TCL_STATUS_RING \
514 CFG_INI_UINT("dp_tcl_status_ring",\
515 WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
516 WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
517 WLAN_CFG_TCL_STATUS_RING_SIZE, \
518 CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
519
520#define CFG_DP_REO_REINJECT_RING \
521 CFG_INI_UINT("dp_reo_reinject_ring", \
522 WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
523 WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
524 WLAN_CFG_REO_REINJECT_RING_SIZE, \
525 CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
526
527#define CFG_DP_RX_RELEASE_RING \
528 CFG_INI_UINT("dp_rx_release_ring", \
529 WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
530 WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
531 WLAN_CFG_RX_RELEASE_RING_SIZE, \
532 CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
533
534#define CFG_DP_REO_EXCEPTION_RING \
535 CFG_INI_UINT("dp_reo_exception_ring", \
536 WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
537 WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
538 WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
539 CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
540
541#define CFG_DP_REO_CMD_RING \
542 CFG_INI_UINT("dp_reo_cmd_ring", \
543 WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
544 WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
545 WLAN_CFG_REO_CMD_RING_SIZE, \
546 CFG_VALUE_OR_DEFAULT, "DP REO command ring")
547
548#define CFG_DP_REO_STATUS_RING \
549 CFG_INI_UINT("dp_reo_status_ring", \
550 WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
551 WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
552 WLAN_CFG_REO_STATUS_RING_SIZE, \
553 CFG_VALUE_OR_DEFAULT, "DP REO status ring")
554
555#define CFG_DP_RXDMA_BUF_RING \
556 CFG_INI_UINT("dp_rxdma_buf_ring", \
557 WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
558 WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
559 WLAN_CFG_RXDMA_BUF_RING_SIZE, \
560 CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
561
562#define CFG_DP_RXDMA_REFILL_RING \
563 CFG_INI_UINT("dp_rxdma_refill_ring", \
564 WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
565 WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
566 WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
567 CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
568
Prathyusha Guduri36ce8172019-07-19 19:43:39 +0530[diff] [blame]569#define CFG_DP_TX_DESC_LIMIT_0 \
570 CFG_INI_UINT("dp_tx_desc_limit_0", \
571 WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
572 WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
573 WLAN_CFG_TX_DESC_LIMIT_0, \
574 CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
575
576#define CFG_DP_TX_DESC_LIMIT_1 \
577 CFG_INI_UINT("dp_tx_desc_limit_1", \
578 WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
579 WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
580 WLAN_CFG_TX_DESC_LIMIT_1, \
581 CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
582
583#define CFG_DP_TX_DESC_LIMIT_2 \
584 CFG_INI_UINT("dp_tx_desc_limit_2", \
585 WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
586 WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
587 WLAN_CFG_TX_DESC_LIMIT_2, \
588 CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
589
Prathyusha Guduriaed67e12019-07-21 23:55:52 +0530[diff] [blame^]590#define CFG_DP_TX_DEVICE_LIMIT \
591 CFG_INI_UINT("dp_tx_device_limit", \
592 WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
593 WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
594 WLAN_CFG_TX_DEVICE_LIMIT, \
595 CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
596
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]597#define CFG_DP_RXDMA_MONITOR_BUF_RING \
598 CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
599 WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
600 WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
601 WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
602 CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
603
604#define CFG_DP_RXDMA_MONITOR_DST_RING \
605 CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
606 WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
607 WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
608 WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
609 CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
610
611#define CFG_DP_RXDMA_MONITOR_STATUS_RING \
612 CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
613 WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
614 WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
615 WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
616 CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
617
618#define CFG_DP_RXDMA_MONITOR_DESC_RING \
619 CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
620 WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
621 WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
622 WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
623 CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
624
625#define CFG_DP_RXDMA_ERR_DST_RING \
626 CFG_INI_UINT("dp_rxdma_err_dst_ring", \
627 WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
628 WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
629 WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
630 CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
631
Krunal Soni03ba0f52019-02-12 11:44:46 -0800[diff] [blame]632#define CFG_DP_PER_PKT_LOGGING \
633 CFG_INI_UINT("enable_verbose_debug", \
634 0, 0xffff, 0, \
635 CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
636
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]637#define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
638 CFG_INI_UINT("TxFlowStartQueueOffset", \
639 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
640 CFG_VALUE_OR_DEFAULT, "Start queue offset")
641
642#define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
643 CFG_INI_UINT("TxFlowStopQueueThreshold", \
644 0, 50, 15, \
645 CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
646
647#define CFG_DP_IPA_UC_TX_BUF_SIZE \
648 CFG_INI_UINT("IpaUcTxBufSize", \
649 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
650 CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
651
652#define CFG_DP_IPA_UC_TX_PARTITION_BASE \
653 CFG_INI_UINT("IpaUcTxPartitionBase", \
654 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
655 CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
656
657#define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
658 CFG_INI_UINT("IpaUcRxIndRingCount", \
659 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
660 CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
661
662#define CFG_DP_REORDER_OFFLOAD_SUPPORT \
663 CFG_INI_UINT("gReorderOffloadSupported", \
664 0, 1, 1, \
665 CFG_VALUE_OR_DEFAULT, "Packet reordering offload to firmware")
666
667#define CFG_DP_AP_STA_SECURITY_SEPERATION \
668 CFG_INI_BOOL("gDisableIntraBssFwd", \
669 false, "Disable intrs BSS Rx packets")
670
671#define CFG_DP_ENABLE_DATA_STALL_DETECTION \
672 CFG_INI_BOOL("gEnableDataStallDetection", \
673 true, "Enable/Disable Data stall detection")
674
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]675#define CFG_DP \
676 CFG(CFG_DP_HTT_PACKET_TYPE) \
677 CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
678 CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
679 CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
680 CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
681 CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
682 CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
683 CFG(CFG_DP_MAX_ALLOC_SIZE) \
684 CFG(CFG_DP_MAX_CLIENTS) \
685 CFG(CFG_DP_MAX_PEER_ID) \
686 CFG(CFG_DP_REO_DEST_RINGS) \
687 CFG(CFG_DP_TCL_DATA_RINGS) \
688 CFG(CFG_DP_TX_DESC) \
689 CFG(CFG_DP_TX_EXT_DESC) \
690 CFG(CFG_DP_TX_EXT_DESC_POOLS) \
691 CFG(CFG_DP_PDEV_RX_RING) \
692 CFG(CFG_DP_PDEV_TX_RING) \
693 CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
694 CFG(CFG_DP_TX_COMPL_RING_SIZE) \
695 CFG(CFG_DP_TX_RING_SIZE) \
696 CFG(CFG_DP_NSS_COMP_RING_SIZE) \
697 CFG(CFG_DP_PDEV_LMAC_RING) \
698 CFG(CFG_DP_BASE_HW_MAC_ID) \
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]699 CFG(CFG_DP_RX_HASH) \
700 CFG(CFG_DP_TSO) \
Akshay Kosigia4f6e172018-09-03 21:42:27 +0530[diff] [blame]701 CFG(CFG_DP_LRO) \
702 CFG(CFG_DP_SG) \
703 CFG(CFG_DP_GRO) \
704 CFG(CFG_DP_OL_TX_CSUM) \
705 CFG(CFG_DP_OL_RX_CSUM) \
706 CFG(CFG_DP_RAWMODE) \
707 CFG(CFG_DP_PEER_FLOW_CTRL) \
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]708 CFG(CFG_DP_NAPI) \
709 CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
710 CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
711 CFG(CFG_DP_WBM_RELEASE_RING) \
712 CFG(CFG_DP_TCL_CMD_RING) \
713 CFG(CFG_DP_TCL_STATUS_RING) \
714 CFG(CFG_DP_REO_REINJECT_RING) \
715 CFG(CFG_DP_RX_RELEASE_RING) \
716 CFG(CFG_DP_REO_EXCEPTION_RING) \
717 CFG(CFG_DP_REO_CMD_RING) \
718 CFG(CFG_DP_REO_STATUS_RING) \
719 CFG(CFG_DP_RXDMA_BUF_RING) \
720 CFG(CFG_DP_RXDMA_REFILL_RING) \
Prathyusha Guduri36ce8172019-07-19 19:43:39 +0530[diff] [blame]721 CFG(CFG_DP_TX_DESC_LIMIT_0) \
722 CFG(CFG_DP_TX_DESC_LIMIT_1) \
723 CFG(CFG_DP_TX_DESC_LIMIT_2) \
Prathyusha Guduriaed67e12019-07-21 23:55:52 +0530[diff] [blame^]724 CFG(CFG_DP_TX_DEVICE_LIMIT) \
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]725 CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
726 CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
727 CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
728 CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]729 CFG(CFG_DP_RXDMA_ERR_DST_RING) \
Krunal Soni03ba0f52019-02-12 11:44:46 -0800[diff] [blame]730 CFG(CFG_DP_PER_PKT_LOGGING) \
jitiphil60ac9aa2018-10-05 19:54:04 +0530[diff] [blame]731 CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
732 CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
733 CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
734 CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
735 CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
736 CFG(CFG_DP_REORDER_OFFLOAD_SUPPORT) \
737 CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
738 CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION)
Vivek126db5d2018-07-25 22:05:04 +0530[diff] [blame]739
740#endif /* _CFG_DP_H_ */