| commit | 361b5b2193421824925a72669f1d06cd63c3d9a7 | [log] [tgz] |
|---|---|---|
| author | Tim Renouf <tpr.llvm@botech.co.uk> | Thu Mar 21 12:01:21 2019 +0000 |
| committer | Tim Renouf <tpr.llvm@botech.co.uk> | Thu Mar 21 12:01:21 2019 +0000 |
| tree | 76cf94d30c3a4d9caf4150a96b93e988ac360445 | |
| parent | 92cbcfc325e08c07d5b0d5157f95ec0c90124e70 [diff] |
[AMDGPU] Support for v3i32/v3f32 Added support for dwordx3 for most load/store types, but not DS, and not intrinsics yet. SI (gfx6) does not have dwordx3 instructions, so they are not enabled there. Some of this patch is from Matt Arsenault, also of AMD. Differential Revision: https://reviews.llvm.org/D58902 Change-Id: I913ef54f1433a7149da8d72f4af54dbb13436bd9 llvm-svn: 356659