[AVR] Use the short form of 'clr <reg>'
r318895 made it so that the simpler instruction aliases are printed
rather than their expanded form.
llvm-svn: 318954
diff --git a/llvm/test/CodeGen/AVR/interrupts.ll b/llvm/test/CodeGen/AVR/interrupts.ll
index 21f4eca..5dddf0e 100644
--- a/llvm/test/CodeGen/AVR/interrupts.ll
+++ b/llvm/test/CodeGen/AVR/interrupts.ll
@@ -7,7 +7,7 @@
; CHECK-NEXT: push r1
; CHECK-NEXT: in r0, 63
; CHECK-NEXT: push r0
-; CHECK: eor r0, r0
+; CHECK: clr r0
; CHECK: pop r0
; CHECK-NEXT: out 63, r0
; CHECK-NEXT: pop r1
@@ -23,7 +23,7 @@
; CHECK-NEXT: push r1
; CHECK-NEXT: in r0, 63
; CHECK-NEXT: push r0
-; CHECK: eor r0, r0
+; CHECK: clr r0
; CHECK: pop r0
; CHECK-NEXT: out 63, r0
; CHECK-NEXT: pop r1
diff --git a/llvm/test/CodeGen/AVR/mul.ll b/llvm/test/CodeGen/AVR/mul.ll
index 3756abe..2f16934 100644
--- a/llvm/test/CodeGen/AVR/mul.ll
+++ b/llvm/test/CodeGen/AVR/mul.ll
@@ -3,7 +3,7 @@
define i8 @mult8(i8 %a, i8 %b) {
; CHECK-LABEL: mult8:
; CHECK: muls r22, r24
-; CHECK: eor r1, r1
+; CHECK: clr r1
; CHECK: mov r24, r0
%mul = mul i8 %b, %a
ret i8 %mul
@@ -16,10 +16,10 @@
; CHECK: mul r22, r24
; CHECK: mov r19, r0
; CHECK: mov r20, r1
-; CHECK: eor r1, r1
+; CHECK: clr r1
; CHECK: add r20, r18
; CHECK: muls r23, r24
-; CHECK: eor r1, r1
+; CHECK: clr r1
; CHECK: mov r22, r0
; CHECK: add r22, r20
; :TODO: finish after reworking shift instructions
diff --git a/llvm/test/CodeGen/AVR/zext.ll b/llvm/test/CodeGen/AVR/zext.ll
index ff7a653c..1f679c9 100644
--- a/llvm/test/CodeGen/AVR/zext.ll
+++ b/llvm/test/CodeGen/AVR/zext.ll
@@ -4,27 +4,27 @@
; eor R25, R25
define i16 @zext1(i8 %x) {
; CHECK-LABEL: zext1:
-; CHECK: eor r25, r25
+; CHECK: clr r25
%1 = zext i8 %x to i16
ret i16 %1
}
; zext R25:R24, R20
; mov R24, R20
-; eor R25, R25
+; clr R25
define i16 @zext2(i8 %x, i8 %y) {
; CHECK-LABEL: zext2:
; CHECK: mov r24, r22
-; CHECK: eor r25, r25
+; CHECK: clr r25
%1 = zext i8 %y to i16
ret i16 %1
}
; zext R25:R24, R24
-; eor R25, R25
+; clr R25
define i16 @zext_i1(i1 %x) {
; CHECK-LABEL: zext_i1:
-; CHECK: eor r25, r25
+; CHECK: clr r25
%1 = zext i1 %x to i16
ret i16 %1
}
diff --git a/llvm/test/MC/AVR/inst-clr.s b/llvm/test/MC/AVR/inst-clr.s
index 4687ebd..f48ef86 100644
--- a/llvm/test/MC/AVR/inst-clr.s
+++ b/llvm/test/MC/AVR/inst-clr.s
@@ -8,7 +8,8 @@
clr r5
clr r0
-; CHECK: eor r2, r2 ; encoding: [0x22,0x24]
-; CHECK: eor r12, r12 ; encoding: [0xcc,0x24]
-; CHECK: eor r5, r5 ; encoding: [0x55,0x24]
-; CHECK: eor r0, r0 ; encoding: [0x00,0x24]
+; CHECK: clr r2 ; encoding: [0x22,0x24]
+; CHECK: clr r12 ; encoding: [0xcc,0x24]
+; CHECK: clr r5 ; encoding: [0x55,0x24]
+; CHECK: clr r0 ; encoding: [0x00,0x24]
+